Skip to content

Commit 1e1e419

Browse files
authored
docs(dn):noahmayssmith 10/18/24 (#296)
1 parent 9bae39d commit 1e1e419

File tree

1 file changed

+15
-5
lines changed

1 file changed

+15
-5
lines changed
Lines changed: 15 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -1,30 +1,40 @@
11
# Noah Mays-Smith's Design Notebook
22

3-
Week One:
3+
## Week One:
44
Created first design notebook
55

6-
Week 1.5:
6+
## Week 1.5:
7+
Project Work:
78
Finished Lab 1: https://github.com/Noahms12/lab1
89

910
Had some problems with updating my notebook. I need to get the hang of the order that everything is done in.
1011
Suggestion for "Your first design notebook". The description "(link/to/repo)" is not clear on whether it wants a link to a file within our repo or a link to my personal github. I'd recommend changing it to something like "https://github.com/example"
1112

12-
Week 2:
13+
## Week 2:
14+
Project Work:
1315
Started work on Lab 2: https://github.com/Noahms12/onboarding-lab-2.git
1416

1517
Attended the meeting on Thursday and asked some questions about parts of lab 1 that I was confused about as well as asked for help figuring out the workflow for each lab.
1618
Worked through excercise 1 after reteaching myself some verilog. Then I compared my solution to people in previous semesters to ensure it was correct. I cannot figure out where to run the command "ctest --output-on-failure ." to test my code for Excercise 1. I ran it in all of the files in the lab directory, but every time I got the output "No tests were found!!!"
1719

1820

19-
Week 3:
21+
## Week 3:
22+
Project Work:
2023
Finished work on Lab 2: https://github.com/Noahms12/onboarding-lab-2.git
2124

2225
Finished working on Lab 2. Excersises definitely helped me remember verilog from my classes, and I'm feeling much more confident with it now. Still couldn't figure out how to test my code aaas described at the beginning of the lab 2 description, but I compared my work to other members' Lab 2's to make sure I was doing everything correctly.
2326

2427

25-
Week 4:
28+
## Week 4:
29+
Project Work:
2630
Started Lab 3: https://github.com/Noahms12/onboarding-lab-3.git
2731

2832
Got through exercise 1, and started exercise 2. I haven't combined c++ with verilog before in this way, so understanding how things like the uint16_t data type work, and how I can manipulate it is difficult. I've looked at a few completed design notebooks to get some ideas, but out of the ones i've found, there's a lot of syntax that I'm not familiar with.
2933

3034
Also attended the meeting on thursday to try to figure out the problem last week with testing my code, but was unable to find an immediate solution.
35+
36+
## Week 5:
37+
Project Work:
38+
-None-
39+
40+
Still working on Lab 3, but I wasn't able to get a lot of work done because of midterms and multiple personal events this week. I have updated the formatting of my notebook to what it is supposed to be.

0 commit comments

Comments
 (0)