Skip to content

Commit 6137283

Browse files
authored
update weekly notebook (#387)
1 parent 0f984b1 commit 6137283

File tree

1 file changed

+9
-0
lines changed

1 file changed

+9
-0
lines changed
Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,14 @@
11
# Simon Hu - Design Notebook (Fall 2025)
22

3+
## Week 2 (Sep 15- Sep 21)
4+
- Read Risc 16 datasheet
5+
- Understood Program counter
6+
- Wrote code for p.c. of Risc 16
7+
- Compared the code with group partners
8+
- Uploaded the code to github repo
9+
(https://github.com/1fHu/ProcessorDesign/blob/main/pc16.v)
10+
- Finished HDLBits Vector
11+
312
## Week 1 (Sep 9–Sep 14)
413
- Doing onboarding and finshed repo setup
514
- finished HDLBits Getting Started and Verilog language basics

0 commit comments

Comments
 (0)