We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 0f984b1 commit 6137283Copy full SHA for 6137283
src/design_notebooks/2025fall/yh4970.md
@@ -1,5 +1,14 @@
1
# Simon Hu - Design Notebook (Fall 2025)
2
3
+## Week 2 (Sep 15- Sep 21)
4
+- Read Risc 16 datasheet
5
+- Understood Program counter
6
+- Wrote code for p.c. of Risc 16
7
+- Compared the code with group partners
8
+- Uploaded the code to github repo
9
+ (https://github.com/1fHu/ProcessorDesign/blob/main/pc16.v)
10
+- Finished HDLBits Vector
11
+
12
## Week 1 (Sep 9–Sep 14)
13
- Doing onboarding and finshed repo setup
14
- finished HDLBits Getting Started and Verilog language basics
0 commit comments