You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
This week, I started with lab 2 but encountered errors as I continued working on lab2. I then spent significant time setting up the development ennviroment on my laptop. I encounterted multiple errors when running cmake but was able to resolve it through installing the required packages I then spent most of the time trying to familaize myself with the testing frame and how to utilize it to configure appropriate tests for the given verilog modules and completed exercise 1 and 2.
34
+
This week, I started with lab 3 but encountered errors as I continued working on lab3. I then spent significant time setting up the development ennviroment on my laptop. I encounterted multiple errors when running cmake but was able to resolve it through installing the required packages I then spent most of the time trying to familaize myself with the testing frame and how to utilize it to configure appropriate tests for the given verilog modules and completed exercise 1 and 2.
35
35
36
36
## Week of 4 March 2024
37
37
38
38
### Project work:
39
39
-[continued work on lab 3](https://github.com/fatimafarooq03/onboarding-lab-3.git)
40
40
41
41
This week, I spent alot of time trying to write the test code for exercise 3 but I had a lot going on because of midterm week so was not able to complete the entire lab. I was able to complete exercise 3 but at least one of my test fails. I hope to resolve this and complete lab 3 by next week as well as start on lab4
This week, I started with lab 4 but it took me long to progress through every step as I kept going back to reinforce what the different terminoligies referred to and what are their differences and their different uses: packages, tools and toolchains (which we learned earlier about), package manager, dependencies, registries
This week, I completed lab 4 and was able to gain a concrete understanding of the different things meant by libraries, packages, tools and toolchains, package manager, dependencies, registries, frameworks
70
+
71
+
After completing the verification section of the lab, I read a little more on design verification through [this](https://www.sciencedirect.com/science/article/pii/B9780123743640500084)
72
+
73
+
## Week of 8 April 2024
74
+
75
+
### Project work:
76
+
-completed lab 5
77
+
78
+
This week, I completed lab 5 and got introduced to as well as gained a comprehsnive overview of the different Verilog data types and modules
79
+
80
+
## Week of 15 April 2024
81
+
82
+
### Project work:
83
+
-Read through lab 7
84
+
85
+
This week, I just went over the skills I gained during through the onboarding labs and familized myself with teh different teams in the Design Processor team which I can potentially contribute to. I could draw a lot of connections between the learned concepts in Comp Arch and the core team but before I actually contirbute to core, I wanted to research a little more on the CPU core so that I have a stronger conceptual undertstanding of what I would be contributing to as well as fill up some missing gaps from Comp Arch.
86
+
87
+
I read about:
88
+
89
+
-[Differnt components of the CPU](https://medium.com/@razvanbadescu/anatomy-of-a-cpu-bc02cd950cca)
0 commit comments