You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Copy file name to clipboardexpand all lines: src/getting_started/onboarding/08_paths.md
+1-1
Original file line number
Diff line number
Diff line change
@@ -23,7 +23,7 @@ the design and implementation of a CPU core capable of executing the
23
23
24
24
Many of the individual modules that make up the core have been [outlined](https://github.com/NYU-Processor-Design/nyu-core/tree/main/Documentation/Module-Docs)
25
25
in detail for easier implementation so you can get started writing Verilog code
26
-
right away. You can find out development and testing guidelines [here](https://github.com/NYU-Processor-Design/nyu-core/blob/main/Documentation/Dev-and-Test-Docs/dev-test-process.md).
26
+
right away. You can find our getting started guide [here](https://github.com/NYU-Processor-Design/nyu-core/blob/main/Documentation/00_Dev_and_Test_Docs/00_Getting_Started_with_Core.md).
27
27
We also have interfaces between modules that need to be built. More information
28
28
can be found [here](https://github.com/orgs/NYU-Processor-Design/projects/4).
0 commit comments