File tree Expand file tree Collapse file tree 3 files changed +9
-0
lines changed Expand file tree Collapse file tree 3 files changed +9
-0
lines changed Original file line number Diff line number Diff line change @@ -209,6 +209,11 @@ def id(self) -> Optional[str]:
209
209
or self ._ameridroid_id ()
210
210
or self ._vicharak_id ()
211
211
)
212
+ elif chip_id == chips .RK3588S :
213
+ board_id = (
214
+ self ._orange_pi_id ()
215
+ or self ._armbian_id ()
216
+ )
212
217
elif chip_id == chips .RYZEN_V1605B :
213
218
board_id = self ._udoo_id ()
214
219
elif chip_id == chips .PENTIUM_N3710 :
Original file line number Diff line number Diff line change @@ -274,6 +274,9 @@ def _linux_id(self) -> Optional[str]:
274
274
if self .detector .check_dt_compatible_value ("rockchip,rk3568" ):
275
275
return chips .RK3568
276
276
277
+ if self .detector .check_dt_compatible_value ("rockchip,rk3588s" ):
278
+ return chips .RK3588S
279
+
277
280
if self .detector .check_dt_compatible_value ("rockchip,rk3588" ):
278
281
return chips .RK3588
279
282
Original file line number Diff line number Diff line change 68
68
RK3566 = "RK3566"
69
69
RK3568 = "RK3568"
70
70
RK3588 = "RK3588"
71
+ RK3588S = "RK3588S"
71
72
RV1103 = "RV1103"
72
73
RV1106 = "RV1106"
73
74
PENTIUM_N3710 = "PENTIUM_N3710" # SOC Braswell core
You can’t perform that action at this time.
0 commit comments