Skip to content

Commit 394a91d

Browse files
AndrDragomirAndrDragomir
committed
adrv9009: Add kcu105 support
Signed-off-by: AndrDragomir <[email protected]>
1 parent f8e85fb commit 394a91d

File tree

7 files changed

+618
-24
lines changed

7 files changed

+618
-24
lines changed

‎docs/projects/adrv9009/index.rst

+38-21
Original file line numberDiff line numberDiff line change
@@ -30,6 +30,9 @@ Supported carriers
3030
* - :adi:`ADRV9008/9 <EVAL-ADRV9008-9009>`
3131
- :intel:`A10SoC <content/www/us/en/products/details/fpga/development-kits/arria/10-sx.html>`
3232
- FMCA
33+
* -
34+
- :xilinx:`KCU105`
35+
- FMC_HPC
3336
* -
3437
- :intel:`S10SoC <content/www/us/en/products/details/fpga/development-kits/stratix/10-sx.html>`
3538
- FMCA
@@ -148,26 +151,26 @@ CPU/Memory interconnects addresses
148151
The addresses are dependent on the architecture of the FPGA, having an offset
149152
added to the base address from HDL (see more at :ref:`architecture cpu-intercon-addr`).
150153

151-
========================= ============ ===========
152-
Instance Zynq ZynqMP
153-
========================= ============ ===========
154-
rx_adrv9009_tpl_core 0x44A0_0000 0x84A0_0000
155-
tx_adrv9009_tpl_core 0x44A0_4000 0x84A0_4000
156-
rx_os_adrv9009_tpl_core 0x44A0_8000 0x84A0_8000
157-
axi_adrv9009_rx_xcvr 0x44A6_0000 0x84A6_0000
158-
axi_adrv9009_tx_xcvr 0x44A8_0000 0x84A8_0000
159-
axi_adrv9009_rx_os_xcvr 0x44A5_0000 0x84A5_0000
160-
axi_adrv9009_tx_jesd 0x44A9_0000 0x84A9_0000
161-
axi_adrv9009_rx_jesd 0x44AA_0000 0x84AA_0000
162-
axi_adrv9009_rx_os_jesd 0x44AB_0000 0x84AB_0000
163-
axi_adrv9009_rx_dma 0x7C40_0000 0x9C40_0000
164-
axi_adrv9009_tx_dma 0x7C42_0000 0x9C42_0000
165-
axi_adrv9009_rx_os_dma 0x7C44_0000 0x9C44_0000
166-
adrv9009_data_offload 0x7c43_0000 0x9C43_0000
167-
axi_adrv9009_rx_clkgen 0x43C1_0000 0x83C1_0000
168-
axi_adrv9009_tx_clkgen 0x43C0_0000 0x83C0_0000
169-
axi_adrv9009_rx_os_clkgen 0x43C2_0000 0x83C2_0000
170-
========================= ============ ===========
154+
========================= =============== ===========
155+
Instance Zynq/Microblaze ZynqMP
156+
========================= =============== ===========
157+
rx_adrv9009_tpl_core 0x44A0_0000 0x84A0_0000
158+
tx_adrv9009_tpl_core 0x44A0_4000 0x84A0_4000
159+
rx_os_adrv9009_tpl_core 0x44A0_8000 0x84A0_8000
160+
axi_adrv9009_rx_xcvr 0x44A6_0000 0x84A6_0000
161+
axi_adrv9009_tx_xcvr 0x44A8_0000 0x84A8_0000
162+
axi_adrv9009_rx_os_xcvr 0x44A5_0000 0x84A5_0000
163+
axi_adrv9009_tx_jesd 0x44A9_0000 0x84A9_0000
164+
axi_adrv9009_rx_jesd 0x44AA_0000 0x84AA_0000
165+
axi_adrv9009_rx_os_jesd 0x44AB_0000 0x84AB_0000
166+
axi_adrv9009_rx_dma 0x7C40_0000 0x9C40_0000
167+
axi_adrv9009_tx_dma 0x7C42_0000 0x9C42_0000
168+
axi_adrv9009_rx_os_dma 0x7C44_0000 0x9C44_0000
169+
adrv9009_data_offload 0x7c43_0000 0x9C43_0000
170+
axi_adrv9009_rx_clkgen 0x43C1_0000 0x83C1_0000
171+
axi_adrv9009_tx_clkgen 0x43C0_0000 0x83C0_0000
172+
axi_adrv9009_rx_os_clkgen 0x43C2_0000 0x83C2_0000
173+
========================= =============== ===========
171174

172175
SPI connections
173176
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
@@ -261,6 +264,20 @@ axi_adrv9009_tx_dma 12 56 88 108 140
261264
axi_adrv9009_rx_dma 13 57 89 109 141
262265
======================= === ========== =========== ============ =============
263266

267+
Microblaze
268+
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
269+
270+
======================= === ==========
271+
Instance name HDL Microblaze
272+
======================= === ==========
273+
axi_adrv9009_rx_os_jesd 8 8
274+
axi_adrv9009_tx_jesd 7 7
275+
axi_adrv9009_rx_jesd 15 15
276+
axi_adrv9009_rx_os_dma 14 14
277+
axi_adrv9009_tx_dma 13 13
278+
axi_adrv9009_rx_dma 12 12
279+
======================= === ==========
280+
264281
Building the HDL project
265282
-------------------------------------------------------------------------------
266283

@@ -290,7 +307,7 @@ configure this project, depending on the carrier used.
290307
+-------------------+------------------------------------------------------+
291308
| Parameter | Default value of the parameters depending on carrier |
292309
+-------------------+------------------------------------------------------+
293-
| | A10SoC/S10SoC/ZC706/ZCU102 |
310+
| | A10SoC/KCU105/S10SoC/ZC706/ZCU102 |
294311
+===================+======================================================+
295312
| RX_JESD_M | 4 |
296313
+-------------------+------------------------------------------------------+

‎projects/adrv9009/common/adrv9009_bd.tcl

+3-3
Original file line numberDiff line numberDiff line change
@@ -476,9 +476,9 @@ if {$CACHE_COHERENCY} {
476476

477477
# interrupts
478478

479-
ad_cpu_interrupt ps-8 mb-8 axi_adrv9009_rx_os_jesd/irq
480-
ad_cpu_interrupt ps-9 mb-7 axi_adrv9009_tx_jesd/irq
479+
ad_cpu_interrupt ps-8 mb-8 axi_adrv9009_rx_os_jesd/irq
480+
ad_cpu_interrupt ps-9 mb-7 axi_adrv9009_tx_jesd/irq
481481
ad_cpu_interrupt ps-10 mb-15 axi_adrv9009_rx_jesd/irq
482482
ad_cpu_interrupt ps-11 mb-14 axi_adrv9009_rx_os_dma/irq
483-
ad_cpu_interrupt ps-12 mb-13- axi_adrv9009_tx_dma/irq
483+
ad_cpu_interrupt ps-12 mb-13 axi_adrv9009_tx_dma/irq
484484
ad_cpu_interrupt ps-13 mb-12 axi_adrv9009_rx_dma/irq

‎projects/adrv9009/kcu105/Makefile

+42
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,42 @@
1+
####################################################################################
2+
## Copyright (c) 2018 - 2025 Analog Devices, Inc.
3+
### SPDX short identifier: BSD-1-Clause
4+
## Auto-generated, do not modify!
5+
####################################################################################
6+
7+
PROJECT_NAME := adrv9009_kcu105
8+
9+
M_DEPS += ../common/adrv9009_bd.tcl
10+
M_DEPS += ../../scripts/adi_pd.tcl
11+
M_DEPS += ../../common/kcu105/kcu105_system_mig.tcl
12+
M_DEPS += ../../common/kcu105/kcu105_system_lutram_constr.xdc
13+
M_DEPS += ../../common/kcu105/kcu105_system_constr.xdc
14+
M_DEPS += ../../common/kcu105/kcu105_system_bd.tcl
15+
M_DEPS += ../../common/xilinx/data_offload_bd.tcl
16+
M_DEPS += ../../common/xilinx/adi_fir_filter_constr.xdc
17+
M_DEPS += ../../common/xilinx/adi_fir_filter_bd.tcl
18+
M_DEPS += ../../../library/util_hbm/scripts/adi_util_hbm.tcl
19+
M_DEPS += ../../../library/jesd204/scripts/jesd204.tcl
20+
M_DEPS += ../../../library/common/util_pulse_gen.v
21+
M_DEPS += ../../../library/common/ad_iobuf.v
22+
M_DEPS += ../../../library/common/ad_bus_mux.v
23+
24+
LIB_DEPS += axi_clkgen
25+
LIB_DEPS += axi_dmac
26+
LIB_DEPS += axi_sysid
27+
LIB_DEPS += data_offload
28+
LIB_DEPS += jesd204/ad_ip_jesd204_tpl_adc
29+
LIB_DEPS += jesd204/ad_ip_jesd204_tpl_dac
30+
LIB_DEPS += jesd204/axi_jesd204_rx
31+
LIB_DEPS += jesd204/axi_jesd204_tx
32+
LIB_DEPS += jesd204/jesd204_rx
33+
LIB_DEPS += jesd204/jesd204_tx
34+
LIB_DEPS += sysid_rom
35+
LIB_DEPS += util_do_ram
36+
LIB_DEPS += util_hbm
37+
LIB_DEPS += util_pack/util_cpack2
38+
LIB_DEPS += util_pack/util_upack2
39+
LIB_DEPS += xilinx/axi_adxcvr
40+
LIB_DEPS += xilinx/util_adxcvr
41+
42+
include ../../scripts/project-xilinx.mk

‎projects/adrv9009/kcu105/system_bd.tcl

+54
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,54 @@
1+
###############################################################################
2+
## Copyright (C) 2025 Analog Devices, Inc. All rights reserved.
3+
### SPDX short identifier: ADIBSD
4+
###############################################################################
5+
6+
## Offload attributes
7+
set dac_offload_type 0 ; ## BRAM
8+
set dac_offload_size [expr 1024*1024] ; ## 2 MB
9+
set plddr_offload_axi_data_width 0
10+
11+
source $ad_hdl_dir/projects/common/kcu105/kcu105_system_bd.tcl
12+
source $ad_hdl_dir/projects/common/kcu105/kcu105_system_mig.tcl
13+
source $ad_hdl_dir/projects/scripts/adi_pd.tcl
14+
15+
#system ID
16+
ad_ip_parameter axi_sysid_0 CONFIG.ROM_ADDR_BITS 9
17+
ad_ip_parameter rom_sys_0 CONFIG.PATH_TO_FILE "$mem_init_sys_file_path/mem_init_sys.txt"
18+
ad_ip_parameter rom_sys_0 CONFIG.ROM_ADDR_BITS 9
19+
20+
set sys_cstring "RX:M=$ad_project_params(RX_JESD_M)\
21+
L=$ad_project_params(RX_JESD_L)\
22+
S=$ad_project_params(RX_JESD_S)\
23+
TX:M=$ad_project_params(TX_JESD_M)\
24+
L=$ad_project_params(TX_JESD_L)\
25+
S=$ad_project_params(TX_JESD_S)\
26+
RX_OS:M=$ad_project_params(RX_OS_JESD_M)\
27+
L=$ad_project_params(RX_OS_JESD_L)\
28+
S=$ad_project_params(RX_OS_JESD_S)\
29+
DAC_OFFLOAD:TYPE=$dac_offload_type\
30+
SIZE=$dac_offload_size"
31+
32+
sysid_gen_sys_init_file $sys_cstring
33+
34+
ad_mem_hp0_interconnect sys_cpu_clk sys_ps7/S_AXI_HP0
35+
ad_ip_parameter axi_ddr_cntrl CONFIG.ADDN_UI_CLKOUT3_FREQ_HZ 200
36+
37+
source ../common/adrv9009_bd.tcl
38+
39+
ad_ip_parameter axi_adrv9009_tx_dma CONFIG.DMA_DATA_WIDTH_SRC 128
40+
ad_ip_parameter axi_adrv9009_rx_dma CONFIG.DMA_DATA_WIDTH_DEST 128
41+
ad_ip_parameter axi_adrv9009_rx_os_dma CONFIG.DMA_DATA_WIDTH_DEST 128
42+
ad_ip_parameter axi_adrv9009_rx_dma CONFIG.FIFO_SIZE 32
43+
ad_ip_parameter axi_adrv9009_rx_os_dma CONFIG.FIFO_SIZE 32
44+
ad_ip_parameter axi_adrv9009_tx_dma CONFIG.FIFO_SIZE 32
45+
46+
ad_ip_parameter util_adrv9009_xcvr CONFIG.QPLL_FBDIV 20
47+
ad_ip_parameter util_adrv9009_xcvr CONFIG.QPLL_REFCLK_DIV 1
48+
ad_ip_parameter util_adrv9009_xcvr CONFIG.CPLL_FBDIV 2
49+
ad_ip_parameter util_adrv9009_xcvr CONFIG.RX_CLK25_DIV 20
50+
ad_ip_parameter util_adrv9009_xcvr CONFIG.TX_CLK25_DIV 20
51+
ad_ip_parameter util_adrv9009_xcvr CONFIG.TX_OUT_DIV 1
52+
ad_ip_parameter util_adrv9009_xcvr CONFIG.CPLL_CFG0 0x67f8
53+
ad_ip_parameter util_adrv9009_xcvr CONFIG.CPLL_CFG1 0xa4ac
54+
ad_ip_parameter util_adrv9009_xcvr CONFIG.CPLL_CFG2 0x0007

‎projects/adrv9009/kcu105/system_constr.xdc

+103
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,103 @@
1+
###############################################################################
2+
## Copyright (C) 2025 Analog Devices, Inc. All rights reserved.
3+
### SPDX short identifier: ADIBSD
4+
###############################################################################
5+
6+
#adrv9009
7+
8+
set_property -dict {PACKAGE_PIN K6} [get_ports ref_clk0_p] ; ## D4 FMC_GBTCLK0_M2C_P MGTREFCLK0P_228
9+
set_property -dict {PACKAGE_PIN K5} [get_ports ref_clk0_n] ; ## D5 FMC_GBTCLK0_M2C_N MGTREFCLK0N_228
10+
set_property -dict {PACKAGE_PIN H6} [get_ports ref_clk1_p] ; ## B20 FMC_GBTCLK1_M2C_P MGTREFCLK1P_228
11+
set_property -dict {PACKAGE_PIN H5} [get_ports ref_clk1_n] ; ## B21 FMC_GBTCLK1_M2C_N MGTREFCLK1N_228
12+
13+
set_property -dict {PACKAGE_PIN D2} [get_ports rx_data_p[0]] ; ## A2 FMC_DP1_M2C_P MGTHRXP1_228
14+
set_property -dict {PACKAGE_PIN D1} [get_ports rx_data_n[0]] ; ## A3 FMC_DP1_M2C_N MGTHRXN1_228
15+
set_property -dict {PACKAGE_PIN B2} [get_ports rx_data_p[1]] ; ## A6 FMC_DP2_M2C_P MGTHRXP2_228
16+
set_property -dict {PACKAGE_PIN B1} [get_ports rx_data_n[1]] ; ## A7 FMC_DP2_M2C_N MGTHRXN2_228
17+
set_property -dict {PACKAGE_PIN E4} [get_ports rx_data_p[2]] ; ## C6 FMC_DP0_M2C_P MGTHRXP0_228
18+
set_property -dict {PACKAGE_PIN E3} [get_ports rx_data_n[2]] ; ## C7 FMC_DP0_M2C_N MGTHRXN0_228
19+
set_property -dict {PACKAGE_PIN A4} [get_ports rx_data_p[3]] ; ## A10 FMC_DP3_M2C_P MGTHRXP3_228
20+
set_property -dict {PACKAGE_PIN A3} [get_ports rx_data_n[3]] ; ## A11 FMC_DP3_M2C_N MGTHRXN3_228
21+
set_property -dict {PACKAGE_PIN D6} [get_ports tx_data_p[0]] ; ## A22 FMC_DP1_C2M_P MGTHTXP1_228
22+
set_property -dict {PACKAGE_PIN D5} [get_ports tx_data_n[0]] ; ## A23 FMC_DP1_C2M_N MGTHTXN1_228
23+
set_property -dict {PACKAGE_PIN C4} [get_ports tx_data_p[1]] ; ## A26 FMC_DP2_C2M_P MGTHTXP2_228
24+
set_property -dict {PACKAGE_PIN C3} [get_ports tx_data_n[1]] ; ## A27 FMC_DP2_C2M_N MGTHTXN2_228
25+
set_property -dict {PACKAGE_PIN F6} [get_ports tx_data_p[2]] ; ## C2 FMC_DP0_C2M_P MGTHTXP0_228
26+
set_property -dict {PACKAGE_PIN F5} [get_ports tx_data_n[2]] ; ## C3 FMC_DP0_C2M_N MGTHTXN0_228
27+
set_property -dict {PACKAGE_PIN B6} [get_ports tx_data_p[3]] ; ## A30 FMC_DP3_C2M_P MGTHTXP3_228
28+
set_property -dict {PACKAGE_PIN B5} [get_ports tx_data_n[3]] ; ## A31 FMC_DP3_C2M_N MGTHTXN3_228
29+
30+
set_property -dict {PACKAGE_PIN G9 IOSTANDARD LVDS} [get_ports sysref_out_p] ; ## D8 FMC_LA01_CC_P IO_L11P_T1U_N8_GC_66
31+
set_property -dict {PACKAGE_PIN F9 IOSTANDARD LVDS} [get_ports sysref_out_n] ; ## D9 FMC_LA01_CC_N IO_L11N_T1U_N9_GC_66
32+
set_property -dict {PACKAGE_PIN H11 IOSTANDARD LVDS DIFF_TERM TRUE} [get_ports sysref_p] ; ## G6 FMC_LA00_CC_P IO_L13P_T2L_N0_GC_QBC_66
33+
set_property -dict {PACKAGE_PIN G11 IOSTANDARD LVDS DIFF_TERM TRUE} [get_ports sysref_n] ; ## G7 FMC_LA00_CC_N IO_L13N_T2L_N1_GC_QBC_66
34+
35+
set_property -dict {PACKAGE_PIN A13 IOSTANDARD LVDS} [get_ports rx_sync_p] ; ## G9 FPC_LA03_P IO_L23P_T3U_N8_66
36+
set_property -dict {PACKAGE_PIN A12 IOSTANDARD LVDS} [get_ports rx_sync_n] ; ## G10 FPC_LA03_N IO_L23N_T3U_N9_66
37+
set_property -dict {PACKAGE_PIN D20 IOSTANDARD LVDS} [get_ports rx_os_sync_p] ; ## G27 FMC_LA25_P IO_L18P_T2U_N10_AD2P_67
38+
set_property -dict {PACKAGE_PIN D21 IOSTANDARD LVDS} [get_ports rx_os_sync_n] ; ## G28 FMC_LA25_N IO_L18N_T2U_N11_AD2N_67
39+
set_property -dict {PACKAGE_PIN K10 IOSTANDARD LVDS DIFF_TERM TRUE} [get_ports tx_sync_p] ; ## H7 FMC_LA02_P IO_L10P_T1U_N6_QBC_AD4P_66
40+
set_property -dict {PACKAGE_PIN J10 IOSTANDARD LVDS DIFF_TERM TRUE} [get_ports tx_sync_n] ; ## H8 FMC_LA02_N IO_L10N_T1U_N7_QBC_AD4N_66
41+
set_property -dict {PACKAGE_PIN E20 IOSTANDARD LVDS DIFF_TERM TRUE} [get_ports tx_sync_1_p] ; ## H28 FMC_LA24_P IO_L20P_T3L_N2_AD1P_67
42+
set_property -dict {PACKAGE_PIN E21 IOSTANDARD LVDS DIFF_TERM TRUE} [get_ports tx_sync_1_n] ; ## H29 FMC_LA24_N IO_L20N_T3L_N3_AD1N_67
43+
44+
set_property -dict {PACKAGE_PIN J9 IOSTANDARD LVCMOS18} [get_ports spi_csn_adrv9009] ; ## D14 FMC_LA09_P IO_L8P_T1L_N2_AD5P_66
45+
set_property -dict {PACKAGE_PIN H9 IOSTANDARD LVCMOS18} [get_ports spi_csn_ad9528] ; ## D15 FMC_LA09_N IO_L8N_T1L_N3_AD5N_66
46+
set_property -dict {PACKAGE_PIN F8 IOSTANDARD LVCMOS18} [get_ports spi_clk] ; ## H13 FMC_LA07_P IO_L1P_T0L_N0_DBC_66
47+
set_property -dict {PACKAGE_PIN E8 IOSTANDARD LVCMOS18} [get_ports spi_mosi] ; ## H14 FMC_LA07_N IO_L1N_T0L_N1_DBC_66
48+
set_property -dict {PACKAGE_PIN J8 IOSTANDARD LVCMOS18} [get_ports spi_miso] ; ## G12 FMC_LA08_P IO_L9P_T1L_N4_AD12P_66
49+
50+
set_property -dict {PACKAGE_PIN G20 IOSTANDARD LVCMOS18} [get_ports ad9528_reset_b] ; ## D26 FMC_LA26_P IO_L22P_T3U_N6_DBC_AD0P_67
51+
set_property -dict {PACKAGE_PIN F20 IOSTANDARD LVCMOS18} [get_ports ad9528_sysref_req] ; ## D27 FMC_LA26_N IO_L22N_T3U_N7_DBC_AD0N_67
52+
53+
set_property -dict {PACKAGE_PIN D9 IOSTANDARD LVCMOS18} [get_ports adrv9009_tx1_enable] ; ## D17 FMC_LA13_P IO_L5P_T0U_N8_AD14P_66
54+
set_property -dict {PACKAGE_PIN C9 IOSTANDARD LVCMOS18} [get_ports adrv9009_rx1_enable] ; ## D18 FMC_LA13_N IO_L5N_T0U_N9_AD14N_66
55+
set_property -dict {PACKAGE_PIN B10 IOSTANDARD LVCMOS18} [get_ports adrv9009_tx2_enable] ; ## C18 FMC_LA14_P IO_L4P_T0U_N6_DBC_AD7P_66
56+
set_property -dict {PACKAGE_PIN A10 IOSTANDARD LVCMOS18} [get_ports adrv9009_rx2_enable] ; ## C19 FMC_LA14_N IO_L4N_T0U_N7_DBC_AD7N_66
57+
58+
set_property -dict {PACKAGE_PIN K11 IOSTANDARD LVCMOS18} [get_ports adrv9009_test] ; ## H16 FMC_LA11_P IO_L15P_T2L_N4_AD11P_66
59+
set_property -dict {PACKAGE_PIN L12 IOSTANDARD LVCMOS18} [get_ports adrv9009_reset_b] ; ## H10 FMC_LA04_P IO_L17P_T2U_N8_AD10P_66
60+
set_property -dict {PACKAGE_PIN K12 IOSTANDARD LVCMOS18} [get_ports adrv9009_gpint] ; ## H11 FMC_LA04_N IO_L17N_T2U_N9_AD10N_66
61+
62+
set_property -dict {PACKAGE_PIN D8 IOSTANDARD LVCMOS18} [get_ports adrv9009_gpio_00] ; ## H19 FMC_LA15_P IO_L3P_T0L_N4_AD15P_66
63+
set_property -dict {PACKAGE_PIN C8 IOSTANDARD LVCMOS18} [get_ports adrv9009_gpio_01] ; ## H20 FMC_LA15_N IO_L3N_T0L_N5_AD15N_66
64+
set_property -dict {PACKAGE_PIN B9 IOSTANDARD LVCMOS18} [get_ports adrv9009_gpio_02] ; ## G18 FMC_LA16_P IO_L2P_T0L_N2_66
65+
set_property -dict {PACKAGE_PIN A9 IOSTANDARD LVCMOS18} [get_ports adrv9009_gpio_03] ; ## G19 FMC_LA16_N IO_L2N_T0L_N3_66
66+
set_property -dict {PACKAGE_PIN F23 IOSTANDARD LVCMOS18} [get_ports adrv9009_gpio_04] ; ## H25 FMC_LA21_P IO_L21P_T3L_N4_AD8P_67
67+
set_property -dict {PACKAGE_PIN F24 IOSTANDARD LVCMOS18} [get_ports adrv9009_gpio_05] ; ## H26 FMC_LA21_N IO_L21N_T3L_N5_AD8N_67
68+
set_property -dict {PACKAGE_PIN E22 IOSTANDARD LVCMOS18} [get_ports adrv9009_gpio_06] ; ## C22 FMC_LA18_CC_P IO_L14P_T2L_N2_GC_67
69+
set_property -dict {PACKAGE_PIN E23 IOSTANDARD LVCMOS18} [get_ports adrv9009_gpio_07] ; ## C23 FMC_LA18_CC_N IO_L14N_T2L_N3_GC_67
70+
set_property -dict {PACKAGE_PIN F25 IOSTANDARD LVCMOS18} [get_ports adrv9009_gpio_08] ; ## G25 FMC_LA22_N IO_L19N_T3L_N1_DBC_AD9N_67
71+
set_property -dict {PACKAGE_PIN C21 IOSTANDARD LVCMOS18} [get_ports adrv9009_gpio_09] ; ## H22 FMC_LA19_P IO_L16P_T2U_N6_QBC_AD3P_67
72+
set_property -dict {PACKAGE_PIN C22 IOSTANDARD LVCMOS18} [get_ports adrv9009_gpio_10] ; ## H23 FMC_LA19_N IO_L16N_T2U_N7_QBC_AD3N_67
73+
set_property -dict {PACKAGE_PIN B24 IOSTANDARD LVCMOS18} [get_ports adrv9009_gpio_11] ; ## G21 FMC_LA20_P IO_L10P_T1U_N6_QBC_AD4P_67
74+
set_property -dict {PACKAGE_PIN A24 IOSTANDARD LVCMOS18} [get_ports adrv9009_gpio_12] ; ## G22 FMC_LA20_N IO_L10N_T1U_N7_QBC_AD4N_67
75+
set_property -dict {PACKAGE_PIN D10 IOSTANDARD LVCMOS18} [get_ports adrv9009_gpio_13] ; ## G16 FMC_LA12_N IO_L6N_T0U_N11_AD6N_666
76+
set_property -dict {PACKAGE_PIN E10 IOSTANDARD LVCMOS18} [get_ports adrv9009_gpio_14] ; ## G15 FMC_LA12_P IO_L6P_T0U_N10_AD6P_66
77+
set_property -dict {PACKAGE_PIN G24 IOSTANDARD LVCMOS18} [get_ports adrv9009_gpio_15] ; ## G24 FMC_LA22_P IO_L19P_T3L_N0_DBC_AD9P_67
78+
set_property -dict {PACKAGE_PIN C13 IOSTANDARD LVCMOS18} [get_ports adrv9009_gpio_16] ; ## C11 FMC_LA06_N IO_L24N_T3U_N11_66
79+
set_property -dict {PACKAGE_PIN D13 IOSTANDARD LVCMOS18} [get_ports adrv9009_gpio_17] ; ## C10 FMC_LA06_P IO_L24P_T3U_N10_66
80+
set_property -dict {PACKAGE_PIN J11 IOSTANDARD LVCMOS18} [get_ports adrv9009_gpio_18] ; ## H17 FMC_LA11_N IO_L15N_T2L_N5_AD11N_6
81+
82+
# clocks
83+
84+
create_clock -name tx_ref_clk -period 4.00 [get_ports ref_clk0_p]
85+
create_clock -name rx_ref_clk -period 4.00 [get_ports ref_clk1_p]
86+
87+
# For transceiver output clocks use reference clock
88+
# This will help autoderive the clocks correcly
89+
set_case_analysis -quiet 1 [get_pins -quiet -hier *_channel/TXSYSCLKSEL[0]]
90+
set_case_analysis -quiet 1 [get_pins -quiet -hier *_channel/TXSYSCLKSEL[1]]
91+
set_case_analysis -quiet 1 [get_pins -quiet -hier *_channel/TXOUTCLKSEL[0]]
92+
set_case_analysis -quiet 1 [get_pins -quiet -hier *_channel/TXOUTCLKSEL[1]]
93+
set_case_analysis -quiet 0 [get_pins -quiet -hier *_channel/TXOUTCLKSEL[2]]
94+
95+
set_case_analysis -quiet 0 [get_pins -quiet -hier *_channel/RXSYSCLKSEL[0]]
96+
set_case_analysis -quiet 0 [get_pins -quiet -hier *_channel/RXSYSCLKSEL[1]]
97+
set_case_analysis -quiet 1 [get_pins -quiet -hier *_channel/RXOUTCLKSEL[0]]
98+
set_case_analysis -quiet 1 [get_pins -quiet -hier *_channel/RXOUTCLKSEL[1]]
99+
set_case_analysis -quiet 0 [get_pins -quiet -hier *_channel/RXOUTCLKSEL[2]]
100+
101+
create_generated_clock -name tx_div_clk [get_pins i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK]
102+
create_generated_clock -name rx_div_clk [get_pins i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK]
103+
create_generated_clock -name rx_os_div_clk [get_pins i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK]

0 commit comments

Comments
 (0)