Skip to content

Commit 4a1d218

Browse files
committed
docs/ad353xr: Doc fixes
Signed-off-by: Stanca Pop <[email protected]>
1 parent b60810c commit 4a1d218

File tree

1 file changed

+28
-23
lines changed

1 file changed

+28
-23
lines changed

docs/projects/ad353xr/index.rst

+28-23
Original file line numberDiff line numberDiff line change
@@ -6,30 +6,32 @@ AD353XR HDL project
66
Overview
77
--------------------------------------------------------------------------------
88

9-
The :adi:`AD3530R`/ :adi:`AD3530` and :adi:`AD3531R`/ :adi:`AD3531` are low power,
10-
16-bit, buffered voltage output, digital-to-analog converters (DACs) that include
11-
a gain bit field, resulting in a full-scale output of 2.5 V (gain = 1) or 5 V
12-
(gain = 2) for a reference voltage of 2.5 V. AD3530/AD3530R has 8 channels, and
13-
AD3531/AD3531R has 4 channels. :adi:`AD3530R` and :adi:`AD3531R` has an on-chip,
14-
buffered, 2.5 V reference available at the VREF pin, capable of sourcing external
15-
loads up to +5 mA.
9+
The :adi:`AD3530R`/ :adi:`AD3530` and :adi:`AD3531R`/ :adi:`AD3531` are low
10+
power, 16-bit, buffered voltage output, digital-to-analog converters (DACs) that
11+
include a gain bit field, resulting in a full-scale output of 2.5V (gain = 1)
12+
or 5V (gain = 2) for a reference voltage of 2.5V. :adi:`AD3530`/ :adi:`AD3530R`
13+
has 8 channels, and :adi:`AD3531`/ :adi:`AD3531R` has 4 channels. :adi:`AD3530R`
14+
and :adi:`AD3531R` has an on-chip, buffered, 2.5V reference available at the
15+
VREF pin, capable of sourcing external loads up to +5mA.
1616

1717
Each DAC channel has its own Input register and DAC register. The DAC Register
18-
stores digital code equivalent to the DAC output voltage while the Input Register
19-
acts as a temporary staging register before being passed on the DAC Register. With
20-
the LDAC function, one or more DAC registers could be updated in parallel with
21-
the data held in the Input Register. The DAC registers can also be directly written
22-
to, in which the corresponding output updates immediately without an LDAC.
18+
stores digital code equivalent to the DAC output voltage while the Input
19+
Register acts as a temporary staging register before being passed on the DAC
20+
Register. With the LDAC function, one or more DAC registers could be updated in
21+
parallel with the data held in the Input Register. The DAC registers can also be
22+
directly written to, in which the corresponding output updates immediately
23+
without an LDAC.
2324

2425
:adi:`AD3530R`/ :adi:`AD3530` contains eight buffered voltage output DAC
25-
channels capable of sourcing 50 mA and sinking up to 40 mA of current. :adi:`AD3531R`/
26-
:adi:`AD3531` contains four buffered voltage output DAC channels capable of sourcing
27-
100 mA and sinking 80 mA of current.
26+
channels capable of sourcing 50mA and sinking up to 40mA of current.
27+
:adi:`AD3531R`/ :adi:`AD3531` contains four buffered voltage output DAC channels
28+
capable of sourcing 100mA and sinking 80 mA of current.
2829

29-
The :adi:`AD3530R`/ :adi:`AD3530` contains a 27:1 multiplexer while :adi:`AD3531R`/
30-
:adi:`AD3531` contains a 15:1 multiplexer, in which both could output a voltage on
31-
the MUX_OUT pin that is a representative of either the output voltage or output
32-
current of a chosen channel, or the internal die temperature of the device.
30+
The :adi:`AD3530R`/ :adi:`AD3530` contains a 27:1 multiplexer while
31+
:adi:`AD3531R`/ :adi:`AD3531` contains a 15:1 multiplexer, in which both could
32+
output a voltage on the MUX_OUT pin that is a representative of either the
33+
output voltage or output current of a chosen channel, or the internal die
34+
temperature of the device.
3335

3436
Applications:
3537

@@ -41,8 +43,8 @@ Applications:
4143
Supported boards
4244
-------------------------------------------------------------------------------
4345

44-
- :adi:`EVAL-AD3530RARDZ`
45-
- :adi:`EVAL-AD3531RARDZ`
46+
- :adi:`EVAL-AD3530R`
47+
- :adi:`EVAL-AD3531R`
4648

4749
Supported devices
4850
-------------------------------------------------------------------------------
@@ -76,7 +78,7 @@ Hardware setup
7678
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
7779

7880
============ ================= ============== ================ ==============
79-
Signal AD353XR Testpoint ZedBoard FMC Cora Z7-07S GPIO DE10-Nano GPIO
81+
Signal AD353XR Testpoint ZedBoard FMC Cora Z7-07S GPIO DE10-Nano GPIO
8082
============ ================= ============== ================ ==============
8183
CSB(SS0) PMOD P1 M19/FMC-LA00_P F16 AE19
8284
SDO(MOSI) PMOD P2 N19/FMC-LA01_P T12 AG15
@@ -88,7 +90,7 @@ LDACB PMOD P9 J18/FMC_LA05_P T14 AE17
8890

8991
.. important::
9092

91-
The evaluation board is powered by 5 V voltage from an external USB.
93+
The evaluation board is powered by 5V voltage from an external USB.
9294

9395
GPIOs
9496
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
@@ -145,8 +147,11 @@ Resources
145147
Hardware related
146148
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
147149

150+
- Product datasheet: :adi:`AD3530`
148151
- Product datasheet: :adi:`AD3530R`
152+
- Product datasheet: :adi:`AD3531`
149153
- Product datasheet: :adi:`AD3531R`
154+
150155
- `UG-1203: EVAL-AD3530RARDZ Board User Guide <https://www.analog.com/media/en/technical-documentation/user-guides/eval-ad3530r-ug-2276.pdf>`__
151156

152157
HDL related

0 commit comments

Comments
 (0)