Skip to content

Commit 7b84aee

Browse files
committed
projects/ad7405fmc:Add READMEs
Signed-off-by: Capota Bianca <[email protected]>
1 parent 9c8ff6e commit 7b84aee

File tree

3 files changed

+32
-10
lines changed

3 files changed

+32
-10
lines changed

projects/ad7405_fmc/README.md

Lines changed: 16 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,16 @@
1+
# AD7405-FMC HDL Project
2+
3+
- Evaluation board product page: [EVAL-AD7405](https://www.analog.com/eval-ad7405)
4+
- System documentation: TO BE ADDED
5+
- HDL project documentation: https://analogdevicesinc.github.io/hdl/projects/ad7405_fmc/index.html
6+
7+
## Supported parts
8+
9+
| Part name | Description |
10+
|---------------------------------------------|--------------------------------------------------------|
11+
| [AD7405](https://www.analog.com/ad7405) | 16-Bit, Isolated Sigma-Delta Modulator, LVDS Interface |
12+
| [AD7403](https://www.analog.com/ad7403) | 16-Bit, Isolated Sigma-Delta Modulator |
13+
14+
## Building the project
15+
16+
Please enter the folder for the FPGA carrier you want to use and read the README.md.

projects/ad7405_fmc/Readme.md

Lines changed: 0 additions & 10 deletions
This file was deleted.

projects/ad7405_fmc/zed/README.md

Lines changed: 16 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,16 @@
1+
# AD7405-FMC/ZED HDL Project
2+
3+
## Building the project
4+
5+
The parameter configurable through the `make` command, can be found below, as well as in the **system_project.tcl** file; it contains the default configuration.
6+
7+
```
8+
cd projects/ad7405_fmc/zed
9+
make
10+
```
11+
12+
The overwritable parameter from the environment:
13+
14+
- LVDS_CMOS_N - specific to the type of the data and clock signals
15+
- 0 - Single-ended data and clock signals (default)
16+
- 1 - Differential data and clock signals

0 commit comments

Comments
 (0)