|
| 1 | +# AD411X-AD717X HDL Project |
| 2 | + |
| 3 | +- Evaluation boards product page: |
| 4 | + - [EVAL-AD4111](https://www.analog.com/eval-ad4111) |
| 5 | + - [EVAL-AD4112](https://www.analog.com/eval-ad4112) |
| 6 | + - [EVAL-AD4114](https://www.analog.com/eval-ad4114) |
| 7 | + - [EVAL-AD4115](https://www.analog.com/eval-ad4115) |
| 8 | + - [EVAL-AD4116](https://www.analog.com/eval-ad4116) |
| 9 | + - [EVAL-AD7172-2](https://www.analog.com/ad7172-2) |
| 10 | + - [EVAL-AD7172-4](https://www.analog.com/ad7172-4) |
| 11 | + - [EVAL-AD7173-8](https://www.analog.com/ad7173-8) |
| 12 | + - [EVAL-AD7175-2](https://www.analog.com/ad7175-2) |
| 13 | + - [EVAL-AD7175-8](https://www.analog.com/ad7175-8) |
| 14 | + - [EVAL-AD7176-2](https://www.analog.com/ad7176-2) |
| 15 | + - [EVAL-AD7177-2](https://www.analog.com/ad7177-2) |
| 16 | +- System documentation: https://wiki.analog.com/resources/tools-software/product-support-software/ad717x_ad411x_mbed_example |
| 17 | +- HDL project documentation: https://analogdevicesinc.github.io/hdl/projects/ad411x_ad717x/index.html |
| 18 | + |
| 19 | +## Supported parts |
| 20 | + |
| 21 | +| Part name | Description | |
| 22 | +|---------------------------------------------|------------------------------------------------------------------------------------------------------| |
| 23 | +| [AD4111](https://www.analog.com/ad4111) | Single Supply, 24-Bit, Sigma-Delta ADC with ±10 V and 0 mA to 20 mA Inputs, Open Wire Detection | |
| 24 | +| [AD4112](https://www.analog.com/ad4112) | Single Supply, 24-Bit, Sigma-Delta ADC with ±10 V and 0 mA to 20 mA Inputs | |
| 25 | +| [AD4114](https://www.analog.com/ad4114) | Single Supply, Multichannel, 31.25 kSPS, 24-Bit, Sigma-Delta ADC with ±10 V Inputs | |
| 26 | +| [AD4115](https://www.analog.com/ad4115) | Single-Supply, Multichannel, 125 kSPS, 24-Bit, Sigma-Delta ADC with ±10 V Inputs | |
| 27 | +| [AD4116](https://www.analog.com/ad4116) | Single Supply, 24-Bit, Sigma-Delta ADC with ±10 V, 10 MΩ Inputs and Buffered Low Level Inputs | |
| 28 | +| [AD7172-2](https://www.analog.com/ad7172-2) | Low Power, 24-Bit, 31.25 kSPS, Sigma-Delta ADC with True Rail-to-Rail Buffers | |
| 29 | +| [AD7172-4](https://www.analog.com/ad7172-4) | Low Power, with 4- or 8-channel, 24-bit, 31.25 kSPS, Sigma-Delta ADC with True Rail-to-Rail Buffers | |
| 30 | +| [AD7173-8](https://www.analog.com/ad7173-8) | Low Power, 8-/16-Channel, 31.25 kSPS, 24-Bit, Highly Integrated Sigma-Delta ADC | |
| 31 | +| [AD7175-2](https://www.analog.com/ad7175-2) | 24-Bit, 250 kSPS, Sigma-Delta ADC with 20 µs Settling and True Rail-to-Rail Buffers | |
| 32 | +| [AD7175-8](https://www.analog.com/ad7175-8) | 24-Bit, 8-/16-Channel, 250 kSPS, Sigma-Delta ADC with True Rail-to-Rail Buffers | |
| 33 | +| [AD7176-2](https://www.analog.com/ad7176-2) | 24-Bit, 250 kSPS Sigma Delta ADC with 20 µs Settling | |
| 34 | +| [AD7177-2](https://www.analog.com/ad7177-2) | 32-Bit, 10 kSPS, Sigma-Delta ADC with 100 µs Settling and True Rail-to-Rail Buffers | |
| 35 | + |
| 36 | +## Building the project |
| 37 | + |
| 38 | +Please enter the folder for the FPGA carrier you want to use and read the README.md. |
0 commit comments