You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Copy file name to clipboardexpand all lines: firmware/README.md
-2
Original file line number
Diff line number
Diff line change
@@ -3,5 +3,3 @@
3
3
### This is the Verilog source code for the Xenium Flash Memory programming.
4
4
5
5
- Its fairly straight forward, the CPLD acts as a bridge between the Raspberry PI (or any other device) and the OpenXenium Flash memory and translates writing and reading instructions from a single 4-bit bus to a 21-bit Address + 8-bit bus.
0 commit comments