Skip to content
Syntactic checks

Verilog: assignment to 1-bit LHSs require truncation #3610

Sign in to view logs

Verilog: assignment to 1-bit LHSs require truncation

Verilog: assignment to 1-bit LHSs require truncation #3610

Run time

Learn about OS pricing on GitHub Actions
Job Run time
check-clang-format
1m 25s
1m 25s