repositories Search Results · repo:dineshannayya/yifive_r0 language:Verilog

Filter by

• • Code... (...)results
  • Issues

    results
  • Pull requests

    results
  • Discussions

    results
  • Commits

    results
  • Packages

    results
  • Wikis

    results

• Advanced

  • Owner
  • Size
  • Number of followers
  • Number of forks
  • Number of stars
  • Date created
  • Date pushed
  • Topic
  • License
  • Archived
  • Public
  • Private
• Advanced search

Code... (...)

0 files

 (77 ms)

0 files

indineshannayya/yifive_r0 (press backspace or delete to remove)

Sort by: Best match

Filter

dineshannayya/yifive_r0

A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program

• Verilog
·
• 17
·
• Updated
  on Mar 22, 2023

Star

Sponsor open source projects you depend on

Contributors are working behind the scenes to make open source better for everyone—give them the help and recognition they deserve.Explore sponsorable projects

ProTip! 

Press the

/

key to activate the search input again and adjust your query.

Sponsor open source projects you depend on

Contributors are working behind the scenes to make open source better for everyone—give them the help and recognition they deserve.Explore sponsorable projects

ProTip! 

Press the

/

key to activate the search input again and adjust your query.