File tree Expand file tree Collapse file tree 4 files changed +164
-0
lines changed Expand file tree Collapse file tree 4 files changed +164
-0
lines changed Original file line number Diff line number Diff line change
1
+ Student Name: SOLUTION
2
+ Student ID: PID
3
+ Student email: EMAIL
4
+ Simulator Memory Hierarchy:
5
+ I$ Configuration:
6
+ Size: 64 KB
7
+ Sets: 512
8
+ Assoc: 2
9
+ Lat: 2 Cycles
10
+ D$ Configuration:
11
+ Size: 64 KB
12
+ Sets: 256
13
+ Assoc: 4
14
+ Lat: 2 Cycles
15
+ L2$ Configuration:
16
+ Size: 8192 KB
17
+ Sets: 16384
18
+ Assoc: 8
19
+ Lat: 50 Cycles
20
+ Inclusive: No
21
+ Block Size: 64 Bytes
22
+ Memspeed: 100 Cycles
23
+ Cache Statistics:
24
+ total I-cache accesses: 118797444
25
+ total I-cache misses: 19
26
+ total I-cache penalties: 2850
27
+ I-cache miss rate: 0.00%
28
+ avg I-cache access time: 2.00 cycles
29
+ total D-cache accesses: 31237729
30
+ total D-cache misses: 316
31
+ total D-cache penalties: 47300
32
+ D-cache miss rate: 0.00%
33
+ avg D-cache access time: 2.00 cycles
34
+ total L2-cache accesses: 335
35
+ total L2-cache misses: 334
36
+ total L2-cache penalties: 33400
37
+ L2-cache miss rate: 99.70%
38
+ avg L2-cache access time: 149.70 cycles
39
+ Total Memory accesses: 150035173
40
+ Total Memory penalties: 300120496
41
+ avg Memory access time: 2.00 cycles
Original file line number Diff line number Diff line change
1
+ Student Name: SOLUTION
2
+ Student ID: PID
3
+ Student email: EMAIL
4
+ Simulator Memory Hierarchy:
5
+ I$ Configuration:
6
+ Size: 64 KB
7
+ Sets: 512
8
+ Assoc: 2
9
+ Lat: 2 Cycles
10
+ D$ Configuration:
11
+ Size: 64 KB
12
+ Sets: 256
13
+ Assoc: 4
14
+ Lat: 2 Cycles
15
+ L2$ Configuration:
16
+ Size: 8192 KB
17
+ Sets: 16384
18
+ Assoc: 8
19
+ Lat: 50 Cycles
20
+ Inclusive: No
21
+ Block Size: 64 Bytes
22
+ Memspeed: 100 Cycles
23
+ Cache Statistics:
24
+ total I-cache accesses: 18398965
25
+ total I-cache misses: 6
26
+ total I-cache penalties: 900
27
+ I-cache miss rate: 0.00%
28
+ avg I-cache access time: 2.00 cycles
29
+ total D-cache accesses: 1601035
30
+ total D-cache misses: 66372
31
+ total D-cache penalties: 3778400
32
+ D-cache miss rate: 4.15%
33
+ avg D-cache access time: 4.36 cycles
34
+ total L2-cache accesses: 66378
35
+ total L2-cache misses: 4604
36
+ total L2-cache penalties: 460400
37
+ L2-cache miss rate: 6.94%
38
+ avg L2-cache access time: 56.94 cycles
39
+ Total Memory accesses: 20000000
40
+ Total Memory penalties: 43779300
41
+ avg Memory access time: 2.19 cycles
Original file line number Diff line number Diff line change
1
+ Student Name: SOLUTION
2
+ Student ID: PID
3
+ Student email: EMAIL
4
+ Simulator Memory Hierarchy:
5
+ I$ Configuration:
6
+ Size: 32 KB
7
+ Sets: 128
8
+ Assoc: 2
9
+ Lat: 2 Cycles
10
+ D$ Configuration:
11
+ Size: 32 KB
12
+ Sets: 64
13
+ Assoc: 4
14
+ Lat: 2 Cycles
15
+ L2$ Configuration:
16
+ Size: 128 KB
17
+ Sets: 128
18
+ Assoc: 8
19
+ Lat: 50 Cycles
20
+ Inclusive: No
21
+ Block Size: 128 Bytes
22
+ Memspeed: 100 Cycles
23
+ Cache Statistics:
24
+ total I-cache accesses: 118797444
25
+ total I-cache misses: 10
26
+ total I-cache penalties: 1500
27
+ I-cache miss rate: 0.00%
28
+ avg I-cache access time: 2.00 cycles
29
+ total D-cache accesses: 31237729
30
+ total D-cache misses: 160
31
+ total D-cache penalties: 23900
32
+ D-cache miss rate: 0.00%
33
+ avg D-cache access time: 2.00 cycles
34
+ total L2-cache accesses: 170
35
+ total L2-cache misses: 169
36
+ total L2-cache penalties: 16900
37
+ L2-cache miss rate: 99.41%
38
+ avg L2-cache access time: 149.41 cycles
39
+ Total Memory accesses: 150035173
40
+ Total Memory penalties: 300095746
41
+ avg Memory access time: 2.00 cycles
Original file line number Diff line number Diff line change
1
+ Student Name: SOLUTION
2
+ Student ID: PID
3
+ Student email: EMAIL
4
+ Simulator Memory Hierarchy:
5
+ I$ Configuration:
6
+ Size: 32 KB
7
+ Sets: 128
8
+ Assoc: 2
9
+ Lat: 2 Cycles
10
+ D$ Configuration:
11
+ Size: 32 KB
12
+ Sets: 64
13
+ Assoc: 4
14
+ Lat: 2 Cycles
15
+ L2$ Configuration:
16
+ Size: 128 KB
17
+ Sets: 128
18
+ Assoc: 8
19
+ Lat: 50 Cycles
20
+ Inclusive: No
21
+ Block Size: 128 Bytes
22
+ Memspeed: 100 Cycles
23
+ Cache Statistics:
24
+ total I-cache accesses: 18398965
25
+ total I-cache misses: 4
26
+ total I-cache penalties: 600
27
+ I-cache miss rate: 0.00%
28
+ avg I-cache access time: 2.00 cycles
29
+ total D-cache accesses: 1601035
30
+ total D-cache misses: 59179
31
+ total D-cache penalties: 6300350
32
+ D-cache miss rate: 3.70%
33
+ avg D-cache access time: 5.94 cycles
34
+ total L2-cache accesses: 59183
35
+ total L2-cache misses: 33418
36
+ total L2-cache penalties: 3341800
37
+ L2-cache miss rate: 56.47%
38
+ avg L2-cache access time: 106.47 cycles
39
+ Total Memory accesses: 20000000
40
+ Total Memory penalties: 46300950
41
+ avg Memory access time: 2.32 cycles
You can’t perform that action at this time.
0 commit comments