Skip to content

Commit 5bbb0a8

Browse files
committed
[X86] Using X86MemOperand instead of Operand for i32mem_TC and i64mem_TC
To fix build fail when X86_GEN_FOLD_TABLES is enabled. Differential Revision: https://reviews.llvm.org/D131049
1 parent b128e05 commit 5bbb0a8

File tree

1 file changed

+2
-8
lines changed

1 file changed

+2
-8
lines changed

llvm/lib/Target/X86/X86InstrInfo.td

Lines changed: 2 additions & 8 deletions
Original file line numberDiff line numberDiff line change
@@ -463,23 +463,17 @@ def ptr_rc_tailcall : PointerLikeRegClass<4>;
463463
// Special i32mem for addresses of load folding tail calls. These are not
464464
// allowed to use callee-saved registers since they must be scheduled
465465
// after callee-saved register are popped.
466-
def i32mem_TC : Operand<i32> {
467-
let PrintMethod = "printdwordmem";
466+
def i32mem_TC : X86MemOperand<"printdwordmem", X86Mem32AsmOperand, 32> {
468467
let MIOperandInfo = (ops ptr_rc_tailcall, i8imm, ptr_rc_tailcall,
469468
i32imm, SEGMENT_REG);
470-
let ParserMatchClass = X86Mem32AsmOperand;
471-
let OperandType = "OPERAND_MEMORY";
472469
}
473470

474471
// Special i64mem for addresses of load folding tail calls. These are not
475472
// allowed to use callee-saved registers since they must be scheduled
476473
// after callee-saved register are popped.
477-
def i64mem_TC : Operand<i64> {
478-
let PrintMethod = "printqwordmem";
474+
def i64mem_TC : X86MemOperand<"printqwordmem", X86Mem64AsmOperand, 64> {
479475
let MIOperandInfo = (ops ptr_rc_tailcall, i8imm,
480476
ptr_rc_tailcall, i32imm, SEGMENT_REG);
481-
let ParserMatchClass = X86Mem64AsmOperand;
482-
let OperandType = "OPERAND_MEMORY";
483477
}
484478

485479
// Special parser to detect 16-bit mode to select 16-bit displacement.

0 commit comments

Comments
 (0)