@@ -463,23 +463,17 @@ def ptr_rc_tailcall : PointerLikeRegClass<4>;
463
463
// Special i32mem for addresses of load folding tail calls. These are not
464
464
// allowed to use callee-saved registers since they must be scheduled
465
465
// after callee-saved register are popped.
466
- def i32mem_TC : Operand<i32> {
467
- let PrintMethod = "printdwordmem";
466
+ def i32mem_TC : X86MemOperand<"printdwordmem", X86Mem32AsmOperand, 32> {
468
467
let MIOperandInfo = (ops ptr_rc_tailcall, i8imm, ptr_rc_tailcall,
469
468
i32imm, SEGMENT_REG);
470
- let ParserMatchClass = X86Mem32AsmOperand;
471
- let OperandType = "OPERAND_MEMORY";
472
469
}
473
470
474
471
// Special i64mem for addresses of load folding tail calls. These are not
475
472
// allowed to use callee-saved registers since they must be scheduled
476
473
// after callee-saved register are popped.
477
- def i64mem_TC : Operand<i64> {
478
- let PrintMethod = "printqwordmem";
474
+ def i64mem_TC : X86MemOperand<"printqwordmem", X86Mem64AsmOperand, 64> {
479
475
let MIOperandInfo = (ops ptr_rc_tailcall, i8imm,
480
476
ptr_rc_tailcall, i32imm, SEGMENT_REG);
481
- let ParserMatchClass = X86Mem64AsmOperand;
482
- let OperandType = "OPERAND_MEMORY";
483
477
}
484
478
485
479
// Special parser to detect 16-bit mode to select 16-bit displacement.
0 commit comments