@@ -59,7 +59,7 @@ const LangASMap AMDGPUTargetInfo::AMDGPUDefIsGenMap = {
59
59
llvm::AMDGPUAS::FLAT_ADDRESS, // ptr32_uptr
60
60
llvm::AMDGPUAS::FLAT_ADDRESS, // ptr64
61
61
llvm::AMDGPUAS::FLAT_ADDRESS, // hlsl_groupshared
62
- llvm::AMDGPUAS::FLAT_ADDRESS, // hlsl_constant
62
+ llvm::AMDGPUAS::CONSTANT_ADDRESS, // hlsl_constant
63
63
};
64
64
65
65
const LangASMap AMDGPUTargetInfo::AMDGPUDefIsPrivMap = {
@@ -75,16 +75,16 @@ const LangASMap AMDGPUTargetInfo::AMDGPUDefIsPrivMap = {
75
75
llvm::AMDGPUAS::CONSTANT_ADDRESS, // cuda_constant
76
76
llvm::AMDGPUAS::LOCAL_ADDRESS, // cuda_shared
77
77
// SYCL address space values for this map are dummy
78
- llvm::AMDGPUAS::FLAT_ADDRESS, // sycl_global
79
- llvm::AMDGPUAS::FLAT_ADDRESS, // sycl_global_device
80
- llvm::AMDGPUAS::FLAT_ADDRESS, // sycl_global_host
81
- llvm::AMDGPUAS::FLAT_ADDRESS, // sycl_local
82
- llvm::AMDGPUAS::FLAT_ADDRESS, // sycl_private
83
- llvm::AMDGPUAS::FLAT_ADDRESS, // ptr32_sptr
84
- llvm::AMDGPUAS::FLAT_ADDRESS, // ptr32_uptr
85
- llvm::AMDGPUAS::FLAT_ADDRESS, // ptr64
86
- llvm::AMDGPUAS::FLAT_ADDRESS, // hlsl_groupshared
87
- llvm::AMDGPUAS::FLAT_ADDRESS , // hlsl_constant
78
+ llvm::AMDGPUAS::FLAT_ADDRESS, // sycl_global
79
+ llvm::AMDGPUAS::FLAT_ADDRESS, // sycl_global_device
80
+ llvm::AMDGPUAS::FLAT_ADDRESS, // sycl_global_host
81
+ llvm::AMDGPUAS::FLAT_ADDRESS, // sycl_local
82
+ llvm::AMDGPUAS::FLAT_ADDRESS, // sycl_private
83
+ llvm::AMDGPUAS::FLAT_ADDRESS, // ptr32_sptr
84
+ llvm::AMDGPUAS::FLAT_ADDRESS, // ptr32_uptr
85
+ llvm::AMDGPUAS::FLAT_ADDRESS, // ptr64
86
+ llvm::AMDGPUAS::FLAT_ADDRESS, // hlsl_groupshared
87
+ llvm::AMDGPUAS::CONSTANT_ADDRESS , // hlsl_constant
88
88
};
89
89
} // namespace targets
90
90
} // namespace clang
0 commit comments