Skip to content

ACT4 support in CV32E20 #19

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
ateeb04 wants to merge 13 commits into
base: main
Choose a base branch
from
Open

ACT4 support in CV32E20 #19

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
13 commits
Select commit Hold shift + click to select a range
0a71263
Create cv32e20-dv/dev branch
MikeOpenHWGroup Mar 14, 2025
cf9ce14
Cleanup compilation of SVLIB
MikeOpenHWGroup Mar 14, 2025
c3c2d4b
Merge pull request #8 from openhwgroup/dev_pr7
MikeOpenHWGroup Mar 18, 2025
54a6f72
Update to current head of no_spike branch of core-v-verif
MikeOpenHWGroup Dec 9, 2025
c2fcaf9
clone core-v-verif from openhwgroup
MikeOpenHWGroup Dec 9, 2025
60d5c71
Add banners when cloning RTL and CORE-V-VERIF
MikeOpenHWGroup Dec 9, 2025
4c9160b
Merge remote-tracking branch 'upstream/dev' into dev
MikeOpenHWGroup Dec 9, 2025
6902d09
Interim step toward "core" testbench
MikeOpenHWGroup Dec 10, 2025
4058c48
Fix working "core" testbench
MikeOpenHWGroup Dec 13, 2025
0a3e1e7
Fix boot_addr bug in TB plus general cleanup
MikeOpenHWGroup Dec 19, 2025
c90be96
temporary changes
ateeb04 Jan 7, 2026
b943157
Added the ACT4.0 certification support
ateeb04 Jan 8, 2026
accc38f
Fixed minor issues
ateeb04 Feb 2, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 4 additions & 0 deletions .gitmodules
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,4 @@
[submodule "external/act4"]
path = external/act4
url = https://github.com/riscv-non-isa/riscv-arch-test.git
branch = act4
1 change: 1 addition & 0 deletions bsp/Makefile
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -14,6 +14,7 @@ SRC = crt0.S handlers.S syscalls.c vectors.S
OBJ = crt0.o handlers.o syscalls.o vectors.o
LIBCV-VERIF = libcv-verif.a
CFLAGS ?= -Os -g -static -mabi=ilp32 -march=$(CV_SW_MARCH) -Wall -pedantic
CV_SW_MARCH ?= rv32imc_zicsr_zifencei #TODO(Ateeb): Temporary, remove after debug

all: $(LIBCV-VERIF)

Expand Down
3 changes: 2 additions & 1 deletion bsp/link.ld
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -47,13 +47,14 @@ SECTIONS
} >dbg

/* CORE-V: we want a fixed entry point */
PROVIDE(__boot_address = 0x000);
PROVIDE(__boot_address = 0x100);
PROVIDE(_debugger_exception_start = 0x1A140000);


/* CORE-V: crt0 init code */
.init (ORIGIN(ram)):
{
. = 0x100;
KEEP (*(SORT_NONE(.init)))
KEEP (*(.text.start))
} >ram
Expand Down
1 change: 1 addition & 0 deletions external/act4
Open in desktop
Submodule act4 added at 6e4bfb
Loading