Skip to content
CLA Assistant

feat(native): port Verilog extractor to Rust #6378

Sign in to view logs

feat(native): port Verilog extractor to Rust

feat(native): port Verilog extractor to Rust #6378

Triggered via issue May 14, 2026 10:10
@carlos-almcarlos-alm
commented on #1107 0049d67
Status Success
Total duration 7s
Artifacts –

cla.yml

on: issue_comment
CLA signature check
3s
CLA signature check
Fit to window
Zoom out
Zoom in