Skip to content

Commit 38d26f4

Browse files
authored
prevent instr fail from being optimized away (#2243)
1 parent e2131f5 commit 38d26f4

File tree

1 file changed

+5
-1
lines changed

1 file changed

+5
-1
lines changed

riscv/src/riscv_gl.asm

Lines changed: 5 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -294,7 +294,11 @@ machine Main with min_degree: MIN_DEGREE, max_degree: {{MAIN_MAX_DEGREE}} {
294294

295295
// ======================= assertions =========================
296296

297-
instr fail { 1 = 0 }
297+
instr fail
298+
link ~> tmp1_col = regs.mload(0, STEP)
299+
{
300+
tmp1_col = 1
301+
}
298302

299303
// Wraps V = val(X) * Y and stores it in register Z,
300304
// where X is a register and Y is a constant factor.

0 commit comments

Comments
 (0)