You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Copy file name to clipboardexpand all lines: CHANGELOG.md
+18
Original file line number
Diff line number
Diff line change
@@ -4,6 +4,24 @@ All notable changes to this project will be documented in this file.
4
4
The format is based on [Keep a Changelog](http://keepachangelog.com/en/1.0.0/)
5
5
and this project adheres to [Semantic Versioning](http://semver.org/spec/v2.0.0.html).
6
6
7
+
8
+
## 0.6.4 - 2025-02-28
9
+
10
+
### Added
11
+
- Add tracing support to `inst64`[#52](https://github.com/pulp-platform/iDMA/pull/52).
12
+
13
+
### Changed
14
+
- Various fixes and small changes to upstream PULPv2/Chimera features. Combining PRs #49, #55, #56, #57 in [#66](https://github.com/pulp-platform/iDMA/pull/66).
15
+
- Minor changes to fix linting [#54](https://github.com/pulp-platform/iDMA/pull/54).
16
+
- Expand tracer to track more signals, increase Verilator support [#52](https://github.com/pulp-platform/iDMA/pull/52).
17
+
18
+
### Fixed
19
+
- Ensuring `r_dp_valid_i` is ready before accepting data [#67](https://github.com/pulp-platform/iDMA/pull/67).
20
+
- Updated `upload-pages-artifact` to `v3`[#68](https://github.com/pulp-platform/iDMA/pull/68) and `upload-artifact` to `v4` to restore CI.
21
+
- Fix `DMCPY` instruction in `inst64` front-end for multi-channel DMA operation [#65](https://github.com/pulp-platform/iDMA/pull/65).
22
+
- Ensure correct `PageAddrWidth` in `legalizer` for transfers without bursts; fixes issue [#53](https://github.com/pulp-platform/iDMA/issues/51) and was merged as [#53](https://github.com/pulp-platform/iDMA/pull/53).
author={Thomas Benz and Michael Rogenmoser and Paul Scheffler and Samuel Riedel and Alessandro Ottaviano and Andreas Kurth and Torsten Hoefler and Luca Benini},
author={Benz, Thomas and Rogenmoser, Michael and Scheffler, Paul and Riedel, Samuel and Ottaviano, Alessandro and Kurth, Andreas and Hoefler, Torsten and Benini, Luca},
40
+
journal={IEEE Transactions on Computers},
41
+
volume={73},
42
+
number={1},
43
+
pages={263--277},
44
+
year={2023},
45
+
publisher={IEEE}
44
46
}
45
47
```
46
48
@@ -166,13 +168,15 @@ The following systems/publications make use of iDMA:
166
168
<p>
167
169
168
170
```
169
-
@article{Scheffler2023SparseSS,
170
-
title={Sparse Stream Semantic Registers: A Lightweight ISA Extension Accelerating General Sparse Linear Algebra},
171
-
author={Paul Scheffler and Florian Zaruba and Fabian Schuiki and Torsten Hoefler and Luca Benini},
172
-
journal={ArXiv},
171
+
@article{scheffler2023sparse,
172
+
title={Sparse stream semantic registers: A lightweight ISA extension accelerating general sparse linear algebra},
173
+
author={Scheffler, Paul and Zaruba, Florian and Schuiki, Fabian and Hoefler, Torsten and Benini, Luca},
174
+
journal={IEEE Transactions on Parallel and Distributed Systems},
@@ -251,18 +260,35 @@ The following systems/publications make use of iDMA:
251
260
</details>
252
261
253
262
263
+
<details>
264
+
<summary><b>SARIS: Accelerating stencil computations on energy-efficient RISC-V compute clusters with indirect stream registers</b></summary>
265
+
<p>
266
+
267
+
```
268
+
@inproceedings{scheffler2024saris,
269
+
title={SARIS: Accelerating stencil computations on energy-efficient RISC-V compute clusters with indirect stream registers},
270
+
author={Scheffler, Paul and Colagrande, Luca and Benini, Luca},
271
+
booktitle={Proceedings of the 61st ACM/IEEE Design Automation Conference},
272
+
pages={1--6},
273
+
year={2024}
274
+
}
275
+
```
276
+
277
+
</p>
278
+
</details>
279
+
280
+
254
281
<details>
255
282
<summary><b>OSMOSIS: Enabling Multi-Tenancy in Datacenter SmartNICs</b></summary>
256
283
<p>
257
284
258
285
```
259
-
@article{Khalilov2023OSMOSISEM,
286
+
@inproceedings{khalilov2024osmosis,
260
287
title={OSMOSIS: Enabling Multi-Tenancy in Datacenter SmartNICs},
261
-
author={Mikhail Khalilov and Marcin Chrapek and Siyuan Shen and Alessandro Vezzu and Thomas Emanuel Benz and Salvatore Di Girolamo and Timo Schneider and Daniele Di Sensi and Luca Benini and Torsten Hoefler},
author={Khalilov, Mikhail and Chrapek, Marcin and Shen, Siyuan and Vezzu, Alessandro and Benz, Thomas and Di Girolamo, Salvatore and Schneider, Timo and De Sensi, Daniele and Benini, Luca and Hoefler, Torsten},
@@ -276,12 +302,15 @@ The following systems/publications make use of iDMA:
276
302
277
303
```
278
304
@article{marques2024interrupting,
279
-
title={" Interrupting" the Status Quo: A First Glance at the RISC-V Advanced Interrupt Architecture (AIA)},
305
+
title={“Interrupting” the status quo: a first glance at the RISC-V advanced interrupt architecture (AIA)},
280
306
author={Marques, Francisco and Rodr{\'\i}guez, Manuel and S{\'a}, Bruno and Pinto, Sandro},
281
307
journal={IEEE Access},
308
+
volume={12},
309
+
pages={9822--9833},
282
310
year={2024},
283
311
publisher={IEEE}
284
312
}
313
+
285
314
```
286
315
287
316
</p>
@@ -293,20 +322,133 @@ The following systems/publications make use of iDMA:
293
322
<p>
294
323
295
324
```
296
-
@misc{benz2023axirealm,
297
-
title={AXI-REALM: A Lightweight and Modular Interconnect Extension for Traffic Regulation and Monitoring of Heterogeneous Real-Time SoCs},
298
-
author={Thomas Benz and Alessandro Ottaviano and Robert Balas and Angelo Garofalo and Francesco Restuccia and Alessandro Biondi and Luca Benini},
299
-
year={2023},
300
-
eprint={2311.09662},
301
-
archivePrefix={arXiv},
302
-
primaryClass={cs.AR}
325
+
@inproceedings{benz2024axi,
326
+
title={AXI-REALM: A lightweight and modular interconnect extension for traffic regulation and monitoring of heterogeneous real-time SoCs},
327
+
author={Benz, Thomas and Ottaviano, Alessandro and Balas, Robert and Garofalo, Angelo and Restuccia, Francesco and Biondi, Alessandro and Benini, Luca},
328
+
booktitle={2024 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)},
329
+
pages={1--6},
330
+
year={2024},
331
+
organization={IEEE}
332
+
}
333
+
```
334
+
335
+
</p>
336
+
</details>
337
+
338
+
339
+
<details>
340
+
<summary><b>FlooNoC: A 645-Gb/s/link 0.15-pJ/B/hop Open-Source NoC With Wide Physical Links and End-to-End AXI4 Parallel Multistream Support</b></summary>
341
+
<p>
342
+
343
+
```
344
+
@article{fischer2025floonoc,
345
+
title={FlooNoC: A 645-Gb/s/link 0.15-pJ/B/hop Open-Source NoC With Wide Physical Links and End-to-End AXI4 Parallel Multistream Support},
346
+
author={Fischer, Tim and Rogenmoser, Michael and Benz, Thomas and G{\"u}rkaynak, Frank K and Benini, Luca},
347
+
journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
348
+
year={2025},
349
+
publisher={IEEE}
350
+
}
351
+
```
352
+
353
+
</p>
354
+
</details>
355
+
356
+
357
+
<details>
358
+
<summary><b>Occamy: A 432-core 28.1 DP-GFLOP/s/W 83\% FPU utilization dual-chiplet, dual-HBM2E RISC-V-based accelerator for stencil and sparse linear algebra computations with 8-to-64-bit floating-point support in 12nm FinFET</b></summary>
359
+
<p>
360
+
361
+
```
362
+
@inproceedings{paulin2024occamy,
363
+
title={Occamy: A 432-core 28.1 DP-GFLOP/s/W 83\% FPU utilization dual-chiplet, dual-HBM2E RISC-V-based accelerator for stencil and sparse linear algebra computations with 8-to-64-bit floating-point support in 12nm FinFET},
364
+
author={Paulin, Gianna and Scheffler, Paul and Benz, Thomas and Cavalcante, Matheus and Fischer, Tim and Eggimann, Manuel and Zhang, Yichao and Wistoff, Nils and Bertaccini, Luca and Colagrande, Luca and others},
365
+
booktitle={2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)},
366
+
pages={1--2},
367
+
year={2024},
368
+
organization={IEEE}
303
369
}
304
370
```
305
371
306
372
</p>
307
373
</details>
308
374
309
375
376
+
<details>
377
+
<summary><b>ControlPULPlet: A Flexible Real-time Multi-core RISC-V Controller for 2.5 D Systems-in-package</b></summary>
378
+
<p>
379
+
380
+
```
381
+
@article{ottaviano2024controlpulplet,
382
+
title={ControlPULPlet: A Flexible Real-time Multi-core RISC-V Controller for 2.5 D Systems-in-package},
383
+
author={Ottaviano, Alessandro and Balas, Robert and Fischer, Tim and Benz, Thomas and Bartolini, Andrea and Benini, Luca},
384
+
journal={arXiv preprint arXiv:2410.15985},
385
+
year={2024}
386
+
}
387
+
```
388
+
389
+
</p>
390
+
</details>
391
+
392
+
393
+
<details>
394
+
<summary><b>AXI-REALM: Safe, Modular and Lightweight Traffic Monitoring and Regulation for Heterogeneous Mixed-Criticality Systems</b></summary>
395
+
<p>
396
+
397
+
```
398
+
@article{benz2025axi,
399
+
title={AXI-REALM: Safe, Modular and Lightweight Traffic Monitoring and Regulation for Heterogeneous Mixed-Criticality Systems},
400
+
author={Benz, Thomas and Ottaviano, Alessandro and Liang, Chaoqun and Balas, Robert and Garofalo, Angelo and Restuccia, Francesco and Biondi, Alessandro and Rossi, Davide and Benini, Luca},
401
+
journal={arXiv preprint arXiv:2501.10161},
402
+
year={2025}
403
+
}
404
+
```
405
+
406
+
</p>
407
+
</details>
408
+
409
+
410
+
<details>
411
+
<summary><b>Occamy: A 432-Core Dual-Chiplet Dual-HBM2E 768-DP-GFLOP/s RISC-V System for 8-to-64-bit Dense and Sparse Computing in 12-nm FinFET</b></summary>
412
+
<p>
413
+
414
+
```
415
+
@article{scheffler2025occamy,
416
+
title={Occamy: A 432-Core Dual-Chiplet Dual-HBM2E 768-DP-GFLOP/s RISC-V System for 8-to-64-bit Dense and Sparse Computing in 12-nm FinFET},
417
+
author={Scheffler, Paul and Benz, Thomas and Potocnik, Viviane and Fischer, Tim and Colagrande, Luca and Wistoff, Nils and Zhang, Yichao and Bertaccini, Luca and Ottavi, Gianmarco and Eggimann, Manuel and others},
418
+
journal={IEEE Journal of Solid-State Circuits},
419
+
year={2025},
420
+
publisher={IEEE}
421
+
}
422
+
423
+
```
424
+
425
+
</p>
426
+
</details>
427
+
428
+
429
+
<details>
430
+
<summary><b>A Reliable, Time-Predictable Heterogeneous SoC for AI-Enhanced Mixed-Criticality Edge Applications</b></summary>
title={A Reliable, Time-Predictable Heterogeneous SoC for AI-Enhanced Mixed-Criticality Edge Applications},
436
+
author={Angelo Garofalo and Alessandro Ottaviano and Matteo Perotti and Thomas Benz and Yvan Tortorella and Robert Balas and Michael Rogenmoser and Chi Zhang and Luca Bertaccini and Nils Wistoff and Maicol Ciani and Cyril Koenig and Mattia Sinigaglia and Luca Valente and Paul Scheffler and Manuel Eggimann and Matheus Cavalcante and Francesco Restuccia and Alessandro Biondi and Francesco Conti and Frank K. Gurkaynak and Davide Rossi and Luca Benini},
437
+
year={2025},
438
+
eprint={2502.18953},
439
+
archivePrefix={arXiv},
440
+
primaryClass={cs.AR},
441
+
url={https://arxiv.org/abs/2502.18953},
442
+
}
443
+
```
444
+
445
+
</p>
446
+
</details>
447
+
448
+
449
+
450
+
451
+
310
452
## License
311
453
iDMA is released under Solderpad v0.51 (SHL-0.51) see [`LICENSE`](LICENSE):
0 commit comments