generated from TinyTapeout/tt09-verilog-template
-
Notifications
You must be signed in to change notification settings - Fork 2
/
Copy pathinfo.yaml
63 lines (56 loc) · 1.62 KB
/
info.yaml
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
# Tiny Tapeout project information
project:
title: "Atari 2600"
author: "Renaldas Zioma"
discord: "rzioma"
description: "Replica of Atari 2600"
language: "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
clock_hz: 25175000 # Clock frequency in Hz
# How many tiles your design occupies? A single tile is about 167x108 uM.
tiles: "8x2" # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2
# Your top module name must start with "tt_um_". Make it unique by including your github username:
top_module: "tt_um_rejunity_atari2600"
# List your project's source files here.
# Source files must be in ./src and you must list each source file separately, one per line.
# Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
source_files:
- "tt_um_rejunity_atari2600.v"
- "vga_hvsync_generator.v"
- "palette_24bpp.v"
- "qspi_flash.v"
- "atari2600.v"
- "6502.v"
- "ALU.v"
- "TIA.v"
- "PIA.v"
# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
# Inputs
ui[0]: "UP / Switch 1"
ui[1]: "DOWN / Switch 2"
ui[2]: "LEFT / Switch BW"
ui[3]: "RIGHT / Switch 3"
ui[4]: "FIRE"
ui[5]: "Joystick 1 / 2"
ui[6]: "Switches"
ui[7]: "RESET"
# Outputs
uo[0]: "R1"
uo[1]: "G1"
uo[2]: "B1"
uo[3]: "VSync"
uo[4]: "R0"
uo[5]: "G0"
uo[6]: "B0"
uo[7]: "HSync"
# Bidirectional pins
uio[0]: "QSPI CS"
uio[1]: "QSPI SD0"
uio[2]: "QSPI SD1"
uio[3]: "QSPI SCK"
uio[4]: "QSPI SD2"
uio[5]: "QSPI SD3"
uio[6]: ""
uio[7]: "Audio (PWM)"
# Do not change!
yaml_version: 6