Skip to content

Commit 73edaf0

Browse files
authored
Simplify the Makefile
1 parent 75f3b5a commit 73edaf0

File tree

1 file changed

+0
-2
lines changed

1 file changed

+0
-2
lines changed

Makefile

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,3 @@
1-
SBT = sbt
2-
31
# Generate Verilog code
42
doit:
53
sbt run

0 commit comments

Comments
 (0)