Skip to content

Commit f72f622

Browse files
author
root
committed
less dram claim
1 parent d43feec commit f72f622

File tree

3 files changed

+7
-3
lines changed

3 files changed

+7
-3
lines changed

python/sglang/srt/layers/attention/attention_registry.py

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -56,6 +56,7 @@ def create_aiter_backend(runner):
5656
def create_wave_backend(runner):
5757
try:
5858
from sglang.srt.layers.attention.wave_backend import WaveAttnBackend
59+
5960
return WaveAttnBackend(runner)
6061
except ImportError as e:
6162
if "wave_lang" in str(e):

test/srt/hicache/test_hicache_mla.py

Lines changed: 4 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -13,9 +13,11 @@
1313

1414
_is_hip = is_hip()
1515
if _is_hip:
16-
hicache_args = ["--hicache-size", 200]
16+
hicache_args = ["--hicache-size", 40]
17+
mem_frac_args = ["--mem-fraction-static", 0.2]
1718
else:
1819
hicache_args = ["--hicache-ratio", 2]
20+
mem_frac_args = []
1921

2022

2123
class TestHierarchicalMLA(CustomTestCase):
@@ -32,6 +34,7 @@ def setUpClass(cls):
3234
"--enable-hierarchical-cache",
3335
]
3436
+ hicache_args,
37+
+ mem_frac_args,
3538
)
3639

3740
@classmethod

test/srt/hicache/test_hicache_storage.py

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -26,9 +26,9 @@ def setUpClass(cls):
2626
other_args=[
2727
"--enable-hierarchical-cache",
2828
"--mem-fraction-static",
29-
0.7,
29+
0.7 if not _is_hip else 0.2,
3030
"--hicache-size",
31-
100 if not _is_hip else 200,
31+
100 if not _is_hip else 40,
3232
"--page-size",
3333
"64",
3434
"--hicache-storage-backend",

0 commit comments

Comments
 (0)