Overall design an FPGA implementation for convolutional neural networks where the FPGA serves as a hardware accelerator to speed up the required calculations in a convolutional network. Throughout the convolution an appropriate convolution kernel of a proper size is used which can be edited in the code.
- Max pooling
- Overall convolution
- Testbench
- Verilog
- ModelSim
- Xilinix