File tree 2 files changed +2
-0
lines changed
2 files changed +2
-0
lines changed Original file line number Diff line number Diff line change @@ -43,3 +43,4 @@ Patch Lst:
43
43
* Fix RSTC registers macros
44
44
* Fix PWM registers macros
45
45
* Fix SSC registers macros
46
+ * Fix missing SPI_CSR_BITS macro
Original file line number Diff line number Diff line change @@ -125,6 +125,7 @@ typedef struct {
125
125
#define SPI_CSR_CSAAT (0x1u << 3) /**< \brief (SPI_CSR[4]) Chip Select Active After Transfer */
126
126
#define SPI_CSR_BITS_Pos 4
127
127
#define SPI_CSR_BITS_Msk (0xfu << SPI_CSR_BITS_Pos) /**< \brief (SPI_CSR[4]) Bits Per Transfer */
128
+ #define SPI_CSR_BITS (value ) (SPI_CSR_BITS_Msk & ((value) << SPI_CSR_BITS_Pos))
128
129
#define SPI_CSR_BITS_8_BIT (0x0u << 4) /**< \brief (SPI_CSR[4]) 8 bits for transfer */
129
130
#define SPI_CSR_BITS_9_BIT (0x1u << 4) /**< \brief (SPI_CSR[4]) 9 bits for transfer */
130
131
#define SPI_CSR_BITS_10_BIT (0x2u << 4) /**< \brief (SPI_CSR[4]) 10 bits for transfer */
You can’t perform that action at this time.
0 commit comments