Skip to content

Conversation

@rbudai98
Copy link
Contributor

During value conversion the communication might be blocked in case the conversion is not yet finished and is still requested. Adding extra delays between register sets and reads in order to avoid blockings.

Pull Request Description

Please replace this with a detailed description and motivation of the changes.
You can tick the checkboxes below with an 'x' between square brackets or just check them after publishing the PR.
If this PR contains a breaking change, list dependent PRs and try to push all related PRs at the same time.

PR Type

  • Bug fix (change that fixes an issue)
  • New feature (change that adds new functionality)
  • Breaking change (has dependencies in other repos or will cause CI to fail)

PR Checklist

  • I have followed the Coding style guidelines
  • I have complied with the Submission Checklist
  • I have performed a self-review of the changes
  • I have commented my code, at least hard-to-understand parts
  • I have build all projects affected by the changes in this PR
  • I have tested in hardware affected projects, at the relevant boards
  • I have signed off all commits from this PR
  • I have updated the documentation (wiki pages, ReadMe etc), if applies

During value conversion the communication might be blocked
in case the conversion is not yet finished and is still requested.
Adding extra delays between register sets and reads in order to
avoid these blockings.

Signed-off-by: rbudai98 <[email protected]>
@amiclaus amiclaus merged commit b56b6f4 into main Nov 3, 2025
15 of 17 checks passed
@amiclaus amiclaus deleted the fix/ad7091r5 branch November 3, 2025 07:05
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants