Skip to content
View aswinrochj's full-sized avatar

Block or report aswinrochj

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please donโ€™t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this userโ€™s behavior. Learn more about reporting abuse.

Report abuse
aswinrochj/README.md



๐Ÿง‘โ€๐Ÿ’ป About Me

class AswinRochJ:
    def __init__(self):
        self.name        = "Aswin Roch J"
        self.location    = "KanyaKumari, Tamil Nadu ๐Ÿ‡ฎ๐Ÿ‡ณ"
        self.degree      = "B.E. Electronics & Communication Engineering"
        self.college     = "St. Joseph's College of Engineering, Chennai"
        self.cgpa        = 8.96

        self.stack = [
            "Embedded Systems", "IoT", "VLSI / Verilog HDL",
            "Python", "Java", "PCB Design (EasyEDA, Altium)"
        ]

        self.currently_learning = [
            "Advanced Verilog & FPGA Design",
            "Raspberry Pi + Edge AI",
            "ROS2 & Autonomous Systems",
            "Machine Learning for IoT"
        ]

        self.fun_fact  = "I once built a scam detection engine before my 2nd semester ๐Ÿ”"

    def motto(self):
        return "Build. Break. Learn. Repeat. ๐Ÿ”ง"

me = AswinRochJ()
print(me.motto())


๐Ÿ› ๏ธ Tech Stack

Languages

Java Python Verilog C C++

Hardware & EDA Tools

Vivado EasyEDA Altium Virtuoso

Platforms & IoT

ESP32 Raspberry Pi Arduino

Cloud & Databases

Firebase Oracle

Automation & Productivity

UiPath Git VS Code


๐Ÿ“Š GitHub Stats


๐Ÿ”ฅ Streak Stats

GitHub Streak

๐Ÿ“ˆ Activity Graph


๐Ÿ† Trophy Wall


๐Ÿ’ผ Work Experience

๐Ÿข Bevywise Technologies โ€” Embedded Systems Intern | 2024

ESP32 EasyEDA IoT PCB Design

  • ๐Ÿ”’ Designed and deployed an ESP32-based IoT smart door lock system end-to-end โ€” from PCB schematic to physical layout using EasyEDA
  • ๐Ÿ› ๏ธ Handled full hardware pipeline: component selection, schematic capture, PCB routing, and on-device firmware integration
  • ๐Ÿ“ก Integrated wireless connectivity for remote lock control with real-time state feedback
๐Ÿข Zerlon Semi โ€” Digital Design Intern | 2024

Vivado Verilog EDA Playground

  • ๐Ÿง  Leveraged Vivado & EDA Playground to simulate and verify digital designs, building hands-on expertise in digital and analog electronics
  • โšก Verified RTL designs through testbench simulation, timing analysis, and waveform debugging
  • ๐Ÿ“ Gained deep exposure to FPGA-based synthesis flows and hardware description best practices

๐Ÿš€ Featured Projects

Project Stack Highlights
๐Ÿ›— Elevator Control System Verilog HDL ยท Vivado ยท FPGA Engineered a DCS-algorithm-based controller with intelligent scheduling logic, 7-segment display integration, and optimized power efficiency
๐Ÿ” Scam Detection โ€” Behavioral Intelligence Python ยท ML ยท Network Analysis Real-time scam detection engine with risk scoring, identity signal analysis, and intent detection for secure communications
๐Ÿฅ AI Smart Telehealth Kiosk Python ยท AI ยท Voice Input ยท IoT AI-powered rural healthcare kiosk with voice symptom analysis and live doctor connectivity โ€” bridging the last-mile healthcare gap

๐Ÿ… Achievements

๐Ÿ† Achievement Details
๐Ÿฅ‡ TN Police Cyber Security Hackathon Winner โ€” Competed against statewide teams in cybersecurity innovation
๐ŸŽฏ Smart India Hackathon Shortlisted โ€” Selected among the top teams in national-level SIH screening
๐ŸŽ“ Oracle AI Foundation Associate Certified AI Foundation Associate โ€” Oracle University
๐Ÿ“ก IoT Masterclass Certified โ€” NoviTech Institute
โšก Electronics Mastery Certified โ€” LMES Foundation
๐Ÿงฎ Abacus Competition Winner โ€” Secured top position in competitive mental arithmetic
๐Ÿ“ Quiz Competition (12th Grade) 1st Place โ€” Won inter-school quiz competition

๐ŸŽ“ Education

Degree Institution Year Score
๐ŸŽ“ B.E. Electronics & Communication Engineering St. Joseph's College of Engineering, Chennai 2024 โ€“ Present CGPA: 8.96
๐Ÿ“˜ HSC (Class XII) Carmel Hr Sec School 2024 92.6%
๐Ÿ“— SSLC (Class X) SM Matric Hr Sec School 2022 93%

๐ŸŒฑ Currently Learning

๐Ÿ”ง FPGA & Advanced Verilog  โ†’  Timing Constraints ยท Place & Route ยท Synthesis Optimization
๐Ÿค– Edge AI & Embedded ML    โ†’  TensorFlow Lite ยท Raspberry Pi 5 ยท Model Quantization
๐Ÿš— Autonomous Systems       โ†’  ROS2 ยท LiDAR ยท Ackermann Steering ยท AWS DeepRacer
๐ŸŒ IoT & Cloud Integration  โ†’  Firebase ยท MQTT ยท LoRa ยท Offline Mesh Networks
๐Ÿ›ก๏ธ Cybersecurity Hardware   โ†’  Side-Channel Analysis ยท Secure Boot ยท Hardware Cryptography

โœจ "The best way to predict the future is to build it." โ€” Let's build something extraordinary together.

Popular repositories Loading

  1. ByteWave ByteWave Public

    TypeScript 6

  2. deepseek-chatbot deepseek-chatbot Public

    JavaScript 3

  3. Metro-Weight-Monitoring-app Metro-Weight-Monitoring-app Public

    Forked from Melvi-06/Metro-Weight-Monitoring-app

    JavaScript 1

  4. Hope-training Hope-training Public

    Java

  5. Virtuoso-VLSI-Designs Virtuoso-VLSI-Designs Public

    Collection of VLSI design projects using Cadence Virtuoso, covering CMOS circuit design from schematic to layout.

  6. aswinrochj aswinrochj Public