Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

iox128a1u.h: Update bitmasks for USB clocking options #960

Open
wants to merge 1 commit into
base: main
Choose a base branch
from
Open
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 4 additions & 2 deletions include/avr/iox128a1u.h
Original file line number Diff line number Diff line change
Expand Up @@ -258,6 +258,7 @@ typedef enum CLK_USBPSDIV_enum
typedef enum CLK_USBSRC_enum
{
CLK_USBSRC_PLL_gc = (0x00<<1), /* PLL */
CLK_USBSRC_RC32M_gc = (0x01<<1), /* Internal 32 MHz RC Oscillator */
} CLK_USBSRC_t;


Expand Down Expand Up @@ -341,6 +342,7 @@ typedef enum OSC_RC32MCREF_enum
{
OSC_RC32MCREF_RC32K_gc = (0x00<<1), /* Internal 32.768 kHz RC Oscillator */
OSC_RC32MCREF_XOSC32_gc = (0x01<<1), /* External 32.768 kHz Crystal Oscillator */
OSC_RC32MCREF_USBSOF_gc = (0x02<<1), /* USB Start of Frame */
} OSC_RC32MCREF_t;


Expand Down Expand Up @@ -4209,8 +4211,8 @@ typedef struct NVM_PROD_SIGNATURES_struct
#define CLK_USBSRC1_bm (1<<2) /* Clock Source bit 1 mask. */
#define CLK_USBSRC1_bp 2 /* Clock Source bit 1 position. */

#define CLK_USBEN_bm 0x01 /* Clock Source Enable bit mask. */
#define CLK_USBEN_bp 0 /* Clock Source Enable bit position. */
#define CLK_USBSEN_bm 0x01 /* Clock Source Enable bit mask. */
#define CLK_USBSEN_bp 0 /* Clock Source Enable bit position. */


/* PR.PRGEN bit masks and bit positions */
Expand Down