Skip to content
@cispa

CISPA

Popular repositories Loading

  1. GhostWrite GhostWrite Public

    Proof-of-concept for the GhostWrite CPU bug.

    C 115 17

  2. Security-RISC Security-RISC Public

    Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)

    C 73 10

  3. CacheWarp CacheWarp Public

    Proof-of-concept implementation for the paper "CacheWarp: Software-based Fault Injection using Selective State Reset" (USENIX Security 2024)

    C 63 2

  4. osiris osiris Public

    Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)

    C++ 60 14

  5. browser-cpu-fingerprinting browser-cpu-fingerprinting Public

    This repository contains the code for our paper "Browser-based CPU Fingerprinting".

    Jupyter Notebook 42 7

  6. BranchDifferent BranchDifferent Public

    Implementation for the DIMVA'22 paper "Branch Different - Spectre Attacks on Apple Silicon"

    C 36 7

Repositories

Showing 10 of 62 repositories
  • ExfilState Public

    Architectural cache side channel fuzzer from the research paper "ExfilState: Automated Discovery of Timer-Free Cache Side Channels on ARM CPUs".

    cispa/ExfilState’s past year of commit activity
    C 2 MIT 0 0 0 Updated Oct 14, 2025
  • RISCover Public

    Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabilities in Closed-Source RISC-V CPUs".

    cispa/RISCover’s past year of commit activity
    Python 9 MIT 0 0 0 Updated Oct 12, 2025
  • RISCover-artifacts Public

    Artifact for the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabilities in Closed-Source RISC-V CPUs".

    cispa/RISCover-artifacts’s past year of commit activity
    Verilog 4 MIT 0 0 0 Updated Oct 12, 2025
  • ExfilState-artifacts Public

    Artifact for the paper "ExfilState: Automated Discovery of Timer-Free Cache Side Channels on ARM CPUs".

    cispa/ExfilState-artifacts’s past year of commit activity
    C 0 MIT 0 0 0 Updated Oct 12, 2025
  • StyleMail Public
    cispa/StyleMail’s past year of commit activity
    CSS 2 0 0 0 Updated Sep 26, 2025
  • security-header-parsing Public

    Code for our 2025 ACM CCS Paper "Head(er)s Up! Detecting Security Header Inconsistencies in Browsers"

    cispa/security-header-parsing’s past year of commit activity
    Python 2 0 0 0 Updated Sep 16, 2025
  • hammulator Public

    Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)

    cispa/hammulator’s past year of commit activity
    C 17 MIT 2 0 0 Updated Sep 15, 2025
  • scase Public

    Automated Framework for recovering Secrets from Side-Channel Traces. (USENIX Security '25)

    cispa/scase’s past year of commit activity
    C 11 1 0 0 Updated Aug 12, 2025
  • scase-traces Public
    cispa/scase-traces’s past year of commit activity
    C 0 0 0 0 Updated Aug 7, 2025
  • cispa/constant-time-compilers’s past year of commit activity
    C 4 0 0 0 Updated Jul 4, 2025

Most used topics

Loading…