Skip to content

SiFive Internal Release 1.13.0

Pre-release
Pre-release
Compare
Choose a tag to compare
@mikeurbach mikeurbach released this 18 Aug 21:52
sifive/1/13/0
d77732e
This commit was created on GitHub.com and signed with GitHub’s verified signature. The key has expired.
GPG key ID: 4AEE18F83AFDEB23
Expired
Verified
Learn about vigilant mode.

Overview of Changes

  • Retain stable register randomization initialization through transformation
  • Apply stable register randomization to all modules by breaking up large initial registers into smaller ones
  • More RefType operations work for XMRs
  • New SystemC functionalities

What's Changed

  • [FIRRTL][RefOps] NoSideEffects, InferTypeOpInterface, asm result names by @dtzSiFive in #3727
  • [FIRRTL] Lower RefType Operations to XMR by @prithayan in #3719
  • [FIRRTL][LowerXMR] Handle xmr to ports correctly by @prithayan in #3730
  • [FIRRTL][IMDCE] Test deleting code w/ref's. Avoid temp ref wire. by @dtzSiFive in #3716
  • [ExportSystemC] Basic infrastructure for emission by @maerhart in #3726
  • [FIRRTL][InferResets] Handle RefType, send, resolve. by @dtzSiFive in #3729
  • [FIRRTL] Fix use of attribute from erased op. by @dtzSiFive in #3746
  • [FIRRTL][Utils] Add getBaseType, mapBaseType helpers. by @dtzSiFive in #3744
  • [FIRRTL] Extend register randomization to split up large registers. by @mikeurbach in #3748
  • [ExportSystemC] Integer and port type emission by @maerhart in #3733
  • [SystemC] Don't hardcode includes by @maerhart in #3734
  • [ExportSystemC] Add emission patterns for the remaining systemc ops and constant op by @maerhart in #3735

Full Changelog: sifive/1/12/0...sifive/1/13/0

Contributors

mikeurbach, prithayan, and 2 other contributors
Assets 5
Loading