Skip to content

SiFive Internal Release 1.14.0

Pre-release
Pre-release
Compare
Choose a tag to compare
@mikeurbach mikeurbach released this 25 Aug 14:36
sifive/1/14/0
42802bd
This commit was created on GitHub.com and signed with GitHub’s verified signature. The key has expired.
GPG key ID: 4AEE18F83AFDEB23
Expired
Verified
Learn about vigilant mode.

Summary of Changes

  • Don't use localparam for emitting temporary constants in ExportVerilog
  • Restore previous behavior w.r.t. self-assigned registers in PrettifyVerilog
  • More RefOp and RefType improvements
  • Internal improvements to different caches maintained by the compiler

What's Changed

  • [FIRRTL][RefOps] Remove downward-only constraint from RefType by @prithayan in #3753
  • [docs] Add text describing the inner symbol classes/traits/verif. by @dtzSiFive in #3743
  • [FIRParser] Remove more old annotation handling code by @youngar in #3749
  • [FIRRTL][InferRW] Set RWmode to the complement term in Write enable by @prithayan in #3759
  • [PrepareForEmission] Don't create localparam as a temporary wire by @uenoku in #3770
  • [FIRRTL][RefOps] LowerXMR: Handle upward references by @prithayan in #3745
  • [FIRRTL] Keep InstancePathCache updated by @prithayan in #3773
  • [FIRRTL] Keep the Annotation Target Caches updated by @prithayan in #3772
  • [PrettifyVerilog] No longer remove self-assignments to whole names by @nandor in #3763

Full Changelog: sifive/1/13/0...sifive/1/14/0

Contributors

nandor, prithayan, and 3 other contributors
Assets 5
Loading