Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

iverilog: transfer maintainers #27808

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open

iverilog: transfer maintainers #27808

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
5 changes: 4 additions & 1 deletion science/iverilog/Portfile
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
# -*- coding: utf-8; mode: tcl; tab-width: 4; indent-tabs-mode: nil; c-basic-offset: 4 -*- vim:fenc=utf-8:ft=tcl:et:sw=4:ts=4:sts=4

Check warning on line 1 in science/iverilog/Portfile

View workflow job for this annotation

GitHub Actions / macos-15 

port test iverilog-docs:
Warning: iverilog-docs is configured to build for the architecture(s) 'arm64', but did not install any Mach-O files.

Check warning on line 1 in science/iverilog/Portfile

View workflow job for this annotation

GitHub Actions / macos-14 

port test iverilog-docs:
Warning: iverilog-docs is configured to build for the architecture(s) 'arm64', but did not install any Mach-O files.

Check warning on line 1 in science/iverilog/Portfile

View workflow job for this annotation

GitHub Actions / macos-13 

port test iverilog-docs:
Warning: iverilog-docs is configured to build for the architecture(s) 'x86_64', but did not install any Mach-O files.
PortSystem 1.0
PortGroup github 1.0
PortGroup compiler_blacklist_versions 1.0
Expand All @@ -12,7 +12,10 @@

categories science
license GPL-2+
maintainers {keeh.net:paf @padf} openmaintainer
maintainers {gmail.com:degnan.68k @bpdegnan} \
{mark @markemer} \
openmaintainer

description Icarus Verilog
long_description Icarus Verilog is a Verilog simulation and synthesis tool. \
It operates as a compiler, compiling source code writen in \
Expand Down