Skip to content

Unlock DWT registers only if necessary #3

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 1 commit into
base: main
Choose a base branch
from
Open
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
16 changes: 15 additions & 1 deletion libs/trace/include/orbcode/trace/dwt.h
Original file line number Diff line number Diff line change
Expand Up @@ -197,7 +197,21 @@ extern "C"
void DWTSetup(const DWTOptions* options)
{
CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // Enable ITM and DWT
DWT->LAR = 0xC5ACCE55; // Unlock DWT access via magic number

// Some CPU do not have DWT lock registers
// All CoreSight compoents that might have lock, will have
// lock status register at offset 0xFB4
// lock access register at offset 0xFB0
// If locking is not implemented, lock status register will read as zero
// See: ARMv7-M Architecture Reference Manual, section D.1.1, table D1-2
volatile uint32_t* lockStatus = ((volatile uint32_t*)DWT) + (0xFB4 / 4);
volatile uint32_t* lockAccess = ((volatile uint32_t*)DWT) + (0xFB0 / 4);

if(*lockStatus != 0)
{
// lock status is not zero, meaning that unlock is necessary
*lockAccess = 0xC5ACCE55; // Unlock DWT access via magic number
}

uint32_t ctrl = 0;
ctrl |= (options->FoldedInstructionCounterEvent ? 1 : 0) << DWT_CTRL_FOLDEVTENA_Pos;
Expand Down
Loading