Skip to content
Change the repository type filter

All

    Repositories list

    • cvw

      Public
      CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, …
      SystemVerilog
      389484237Updated Feb 11, 2026Feb 11, 2026
    • cva6

      Public
      The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of bo…
      Assembly
      8802.8k2358Updated Feb 10, 2026Feb 10, 2026
    • cve2

      Public
      The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH Zurich and Ibex work f…
      SystemVerilog
      6855715211Updated Feb 9, 2026Feb 9, 2026
    • cvfpu-uvm

      Public
      UVM Verification Environment for the CVFPU
      Perl
      5910Updated Feb 6, 2026Feb 6, 2026
    • RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores
      SystemVerilog
      419844Updated Feb 6, 2026Feb 6, 2026
    • core-v-verif

      Public
      Functional verification project for the CORE-V family of RISC-V cores.
      Assembly
      30365513154Updated Feb 4, 2026Feb 4, 2026
    • Assembly
      11325Updated Feb 1, 2026Feb 1, 2026
    • cva6-sdk

      Public
      CVA6 SDK containing RISC-V tools and Buildroot
      Makefile
      8878375Updated Jan 28, 2026Jan 28, 2026
    • Yocto layer for CVA6
      BitBake
      6502Updated Jan 26, 2026Jan 26, 2026
    • tristan-isolde-unified-access-page

      Public
      Unified RISC-V Access Platform project repository
      JavaScript
      442124Updated Jan 12, 2026Jan 12, 2026
    • programs

      Public
      Documentation for the OpenHW Group's set of CORE-V RISC-V cores
      HTML
      9822399Updated Jan 11, 2026Jan 11, 2026
    • Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.
      SystemVerilog
      82001Updated Jan 6, 2026Jan 6, 2026
    • cva6-safe

      Public
      A dual-core lockstep (DCLS) subsystem for the CVA6. Also supports dual-core asymmetric multi-processing (AMP) when lockstep in not needed.
      1001Updated Dec 15, 2025Dec 15, 2025
    • This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
      SystemVerilog
      68196779Updated Dec 11, 2025Dec 11, 2025
    • OpenHW Group is a global, not-for-profit organization where hardware and software designers collaborate on open-source cores, IP, tools, and software. It provid…
      HTML
      111974Updated Nov 28, 2025Nov 28, 2025
    • The purpose of the repo is to support CORE-V Wally architectural verification
      SystemVerilog
      3917191Updated Nov 11, 2025Nov 11, 2025
    • cvfpu

      Public
      Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
      SystemVerilog
      1485694013Updated Oct 21, 2025Oct 21, 2025
    • u-boot

      Public
      Unofficial development fork of U-Boot
      C
      19110Updated Oct 15, 2025Oct 15, 2025
    • cva5

      Public
      The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
      SystemVerilog
      2912740Updated Jul 11, 2025Jul 11, 2025
    • cv32e40p

      Public
      CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
      SystemVerilog
      4991.2k5411Updated May 26, 2025May 26, 2025
    • The Open Source Developer Forum is a workshop that brings open source software and hardware (chips, boards and systems) developers together to collaborate and l…
      HTML
      6100Updated Apr 22, 2025Apr 22, 2025
    • core-v-sw

      Public
      Main Repo for the OpenHW Group Software Task Group
      281750Updated Mar 11, 2025Mar 11, 2025
    • cv-mesh

      Public
      Verilog
      0400Updated Mar 10, 2025Mar 10, 2025
    • CORE-V Family of RISC-V Cores
      2332611Updated Feb 13, 2025Feb 13, 2025
    • CV32E40S Design-Verification environment
      Assembly
      1010Updated Nov 11, 2024Nov 11, 2024
    • cv32e40x

      Public
      4 stage, in-order, compute RISC-V core based on the CV32E40P
      SystemVerilog
      55258325Updated Nov 6, 2024Nov 6, 2024
    • cv32e40s

      Public
      4 stage, in-order, secure RISC-V core based on the CV32E40P
      SystemVerilog
      2915532Updated Oct 31, 2024Oct 31, 2024
    • corev-qemu

      Public
      Official QEMU mirror. Please see http://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignored. Please only use rele…
      C
      6.5k102Updated Aug 16, 2024Aug 16, 2024
    • The OpenPiton Platform
      Assembly
      2581702Updated Aug 14, 2024Aug 14, 2024
    • C
      28940Updated Jul 30, 2024Jul 30, 2024