Digital IC Design and Verification Engineer graduated from Cairo University, Electronics and Communications Department
- Cairo, Egypt
Popular repositories Loading
-
Single-cycle-MIPS-processor-based-on-Harvard-architecture-using-Verilog-HDL
Single-cycle-MIPS-processor-based-on-Harvard-architecture-using-Verilog-HDL PublicVerilog
-
-
Pipelined-32-Bit-MIPS-Micro-Processor
Pipelined-32-Bit-MIPS-Micro-Processor PublicUsing Verilog for describing the hardware of MIPS pipelined
Verilog
-
-
openwifi-hw
openwifi-hw PublicForked from open-sdr/openwifi-hw
open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware
Verilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.
