Skip to content
View tkojima0107's full-sized avatar

Highlights

  • Pro

Block or report tkojima0107

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Ways to accelerate AES in a RISC-like CPU pipeline.

Verilog 6 4 Updated Feb 12, 2021

PYNQ support and examples for Kria SOMs

Jupyter Notebook 102 44 Updated Aug 20, 2024

A scalable High-Level Synthesis framework on MLIR

MLIR 245 51 Updated May 15, 2024

Secure implementation of ECDSA against side-channel analysis and fault analysis attacks. The protocol is implemented on top of GMP, a big integer library.

C 9 6 Updated Dec 20, 2024

The Riallto Open Source Project from AMD

Jupyter Notebook 71 10 Updated Nov 13, 2024

FatFs library for Raspberry Pi Pico

C 40 7 Updated Aug 11, 2024

Hands-on experience programming AI Engines using Vitis Unified Software Platform

Jupyter Notebook 38 9 Updated Jul 24, 2024

Secure AES128 Encryption Implementation for ATmega8515

Assembly 34 10 Updated Feb 15, 2021

RISC-V CPU Core (RV32IM)

Verilog 1,363 248 Updated Sep 18, 2021

Arduino compatible Risc-V Based SOC

Tcl 144 26 Updated Jul 14, 2024

An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000

Tcl 10 4 Updated Jul 16, 2024

Side Channels Analysis and Deep Learning

Python 203 61 Updated Mar 13, 2023

A tool which profiles OpenCL devices to find their peak capacities

C++ 430 118 Updated Dec 24, 2024

RISC-V SoC designed by students in UCAS

Scala 1,432 244 Updated Dec 29, 2024

C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!

C++ 513 127 Updated Oct 2, 2024
Mathematica 133 35 Updated Aug 30, 2021

Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"

Scala 277 33 Updated Jun 2, 2024

Quickstart for Spatial language

Scala 34 7 Updated Oct 1, 2020

The RIFFA development repository

Verilog 799 320 Updated Jun 11, 2024

Text describing xv6 on RISC-V

TeX 702 148 Updated Aug 31, 2024

Xv6 for RISC-V

C 7,614 2,806 Updated Sep 6, 2024

PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open processes.

Python 309 88 Updated Jan 31, 2025
SourcePawn 12 12 Updated Jul 12, 2024

An open-source static random access memory (SRAM) compiler.

Python 873 215 Updated Nov 14, 2024

Python Acquisition Script for Lecroy Oscilloscope

Python 2 Updated Jun 13, 2019

Make your pi images smaller!

Shell 3,601 657 Updated Dec 25, 2024
Verilog 1,412 293 Updated Feb 20, 2025

CACTI for FinFETs and NC-FinFETs

Shell 5 Updated Oct 1, 2023
Jupyter Notebook 410 158 Updated Sep 10, 2024
Next
Showing results