Languages – C, C++, Python, Shell Scripting, TCL
HDLs – Verilog, SystemVerilog
Tools & Technologies – Vivado, Questa Sim, Xilinx SDK, Linux
Methodologies – UVM (Universal Verification Methodology)
-
Floating Point Unit using IEEE 754 (32-bit)
Designed and implemented arithmetic operations (add, sub, mul, div) on Zynq-7000 using Vivado and Xilinx SDK. -
PRNG
Designed a 32-bit PRNG with different rulesets of 1D Cellular Automata. In addition, integrated the LFSR.