Skip to content

fix bad trace layer logic#725

Merged
seveibar merged 1 commit intomainfrom
trace-layer-logic
Mar 25, 2026
Merged

fix bad trace layer logic#725
seveibar merged 1 commit intomainfrom
trace-layer-logic

Conversation

@seveibar
Copy link
Copy Markdown
Contributor

@seveibar seveibar commented Mar 25, 2026

before

image

after

image

@vercel
Copy link
Copy Markdown

vercel bot commented Mar 25, 2026

The latest updates on your projects. Learn more about Vercel for GitHub.

Project Deployment Actions Updated (UTC)
pcb-viewer Ready Ready Preview, Comment Mar 25, 2026 11:13pm

Request Review

@seveibar seveibar merged commit 25a93b4 into main Mar 25, 2026
5 checks passed
@seveibar seveibar deleted the trace-layer-logic branch March 25, 2026 23:13
@tscircuitbot
Copy link
Copy Markdown
Contributor


Thank you for your contribution! 🎉

PR Rating: ⭐⭐
Impact: Minor

Track your contributions and see the leaderboard at: tscircuit Contribution Tracker


Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants