Skip to content
View veriloger-khattab's full-sized avatar

Block or report veriloger-khattab

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Interactive-OFDM-simulator Interactive-OFDM-simulator Public

    HTML

  2. Image-compression-project Image-compression-project Public

    HTML

  3. revising_cpp revising_cpp Public

    C++

  4. Ethernet-packet-generator Ethernet-packet-generator Public

    This project is a C++ implementation for generating and managing Ethernet packets. It is designed to be highly modular and professional, following protocol standards and utilizing object-oriented p…

    C++

  5. ORAN-packet-generator ORAN-packet-generator Public

    This is the last version of the ORAN Packets Generator Project I implemented as a part of Siemens 5G Final Project. I'm planning to add a parser in the future to analyze all the sent packets.

    C++

  6. aligner aligner Public

    I am going to verify this design while following along cristian slav's uvm course on udemy

    SystemVerilog