tests: samples: use explicit SoC qualifiers for RISC-V boards #136
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Update platform_allow entries to use the new explicit SoC qualifiers format for RISC-V QEMU boards: - qemu_riscv32 -> qemu_riscv32/qemu_virt_riscv32 - qemu_riscv64 -> qemu_riscv64/qemu_virt_riscv64 This matches the upstream Zephyr board naming convention that now requires explicit SoC qualifiers for these boards. Signed-off-by: Afonso Oliveira <[email protected]>
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Fixes zephyrproject-rtos/zephyr#99767 twister error. Only should be merged when the other is.