Skip to content

Added Verilog module for JK flip flop #591

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 3 commits into
base: main
Choose a base branch
from
Open

Added Verilog module for JK flip flop #591

Changes from all commits
Commits
Show all changes
3 commits
Select commit Hold shift + click to select a range
5cbf463
added verilog module for jk flip flop
092vk Jun 10, 2025
7bba0af
moved added verilog code from v1 to src
092vk Jun 28, 2025
09da9af
Merge branch 'main' into JKff
092vk Jun 28, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
30 changes: 30 additions & 0 deletions src/simulator/src/sequential/JKflipFlop.js
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -146,6 +146,36 @@ export default class JKflipFlop extends CircuitElement {
fillText(ctx, this.slaveState.toString(16), xx, yy + 5)
ctx.fill()
}
static moduleVerilog() {
return `
module JKflipFlop(q,q_inv,j,k,clk,rst,pre,en);
output reg q,q_inv;
input wire j,k,clk,rst,pre,en;

always @(posedge clk) begin
if (rst) begin
if (pre) begin
q <= 1'b1;
end else begin
q <= 1'b0;
end
end else if (en) begin
if (j && !k) begin
q <= 1'b1;
end else if (!j && k) begin
q <= 1'b0;
end else if (!j && !k) begin
q <= q; // hold state
end else if (j && k) begin
// toggling state
q <= ~q;
end
end
end
assign q_inv = ~q;
endmodule
`
}
}

JKflipFlop.prototype.tooltipText =
Expand Down
Loading