Makes the ALU instructions 16 bit!! #13
Merged
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Allows for up to 65,536 instructions
changed std_logic_vector to unsigned. Less conversions so should be faster.
Collaborator
Author
|
Changed ALU op type from std_logic_vector to unsigned. |
Owner
|
Thanks! The keyword to trigger auto close is closes #9 :) |
IntegralPilot
approved these changes
Apr 28, 2025
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This pull request updates the ALU and CPU VHDL code to extend the operation code (
op) width from 4 bits to 16 bits, enabling support for additional operations. The changes also include updates to the testbench to reflect the new operation code format. Allows for up to 65,536 instructions.Solves #9