Skip to content
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
The table of contents is too big for display.
Diff view
Diff view
  •  
  •  
  •  
2 changes: 1 addition & 1 deletion .metadata/.tirex/package.tirex.json
Original file line number Diff line number Diff line change
Expand Up @@ -7,7 +7,7 @@
"version": "01.00.00.00",
"type": "software",
"license": "../../LICENSE",
"devices": ["AM243x", "AM64x", "AM261x", "AM263px", "AM263x"],
"devices": ["AM243x", "AM64x", "AM261x", "AM263Px", "AM263x", "AM62x"],
"tags": ["Baremetal", "FreeRTOS", "Linux"],
"description": "Welcome to OpenPRU. This repository contains examples, training, and tools to develop PRU applications.",
"dependencies": [
Expand Down
2 changes: 1 addition & 1 deletion README.md
Original file line number Diff line number Diff line change
Expand Up @@ -24,7 +24,7 @@ The OpenPRU project currently supports these processors:
- AM243x: [AM2431](https://www.ti.com/product/AM2431), [AM2432](https://www.ti.com/product/AM2432), [AM2434](https://www.ti.com/product/AM2434)
- AM261x: [AM2612](https://www.ti.com/product/AM2612)
- AM263x: [AM2631](https://www.ti.com/product/AM2631), [AM2631-Q1](https://www.ti.com/product/AM2631-Q1), [AM2632](https://www.ti.com/product/AM2632), [AM2632-Q1](https://www.ti.com/product/AM2632-Q1), [AM2634](https://www.ti.com/product/AM2634), [AM2634-Q1](https://www.ti.com/product/AM2634-Q1)
- AM263px: [AM263P2-Q1](https://www.ti.com/product/AM263P2-Q1), [AM263P2](https://www.ti.com/product/AM263P2), [AM263P4-Q1](https://www.ti.com/product/AM263P4-Q1), [AM263P4](https://www.ti.com/product/AM263P4)
- AM263Px: [AM263P2-Q1](https://www.ti.com/product/AM263P2-Q1), [AM263P2](https://www.ti.com/product/AM263P2), [AM263P4-Q1](https://www.ti.com/product/AM263P4-Q1), [AM263P4](https://www.ti.com/product/AM263P4)
- AM62x: [AM623](https://www.ti.com/product/AM623), [AM625](https://www.ti.com/product/AM625)
- AM64x: [AM6411](https://www.ti.com/product/AM6411), [AM6412](https://www.ti.com/product/AM6412), [AM6421](https://www.ti.com/product/AM6421), [AM6422](https://www.ti.com/product/AM6422), [AM6441](https://www.ti.com/product/AM6441), [AM6442](https://www.ti.com/product/AM6442).

Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -17,7 +17,7 @@ MEMORY
/* 8 KB PRU Data RAM 0 */
PRU0_DMEM_0 : org = 0x00000000 len = 0x00002000
/* 8 KB PRU Data RAM 1 */
PRU0_DMEM_1 : org = 0x00002000 len = 0x00002000
PRU1_DMEM_1 : org = 0x00002000 len = 0x00002000

PAGE 2:
/* C28 needs to be programmed to point to SHAREDMEM, default is 0 */
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -17,7 +17,7 @@ MEMORY
/* 8 KB PRU Data RAM 1 */
PRU1_DMEM_1 : org = 0x00000000 len = 0x00002000
/* 8 KB PRU Data RAM 0 */
PRU1_DMEM_0 : org = 0x00002000 len = 0x00002000
PRU0_DMEM_0 : org = 0x00002000 len = 0x00002000

PAGE 2:
/* C28 needs to be programmed to point to SHAREDMEM, default is 0 */
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -17,7 +17,7 @@ MEMORY
/* 8 KB PRU Data RAM 0 */
PRU0_DMEM_0 : org = 0x00000000 len = 0x00002000
/* 8 KB PRU Data RAM 1 */
PRU0_DMEM_1 : org = 0x00002000 len = 0x00002000
PRU1_DMEM_1 : org = 0x00002000 len = 0x00002000

PAGE 2:
/* C28 needs to be programmed to point to SHAREDMEM, default is 0 */
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -17,7 +17,7 @@ MEMORY
/* 8 KB PRU Data RAM 1 */
PRU1_DMEM_1 : org = 0x00000000 len = 0x00002000
/* 8 KB PRU Data RAM 0 */
PRU1_DMEM_0 : org = 0x00002000 len = 0x00002000
PRU0_DMEM_0 : org = 0x00002000 len = 0x00002000

PAGE 2:
/* C28 needs to be programmed to point to SHAREDMEM, default is 0 */
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -4,7 +4,7 @@
<when>
<context
deviceFamily="PRU"
deviceId="AM263px"
deviceId="AM263Px"
/>
</when>
</applicability>
Expand All @@ -20,7 +20,7 @@
connection="TIXDS110_Connection.xml"
toolChain="TI"
cgtVersion="2.3.3"
device="AM263px"
device="AM263Px"
deviceCore="ICSSM_PRU_0"
ignoreDefaultDeviceSettings="true"
ignoreDefaultCCSSettings="true"
Expand Down
Original file line number Diff line number Diff line change
@@ -1,8 +1,8 @@
/*
* AM263px_PRU0.cmd
* AM263Px_PRU0.cmd
*
* Example Linker command file for linking assembly programs built with the TI-PRU-CGT
* on AM263px PRU0 cores
* on AM263Px PRU0 cores
*/

/* Specify the System Memory Map */
Expand All @@ -17,7 +17,7 @@ MEMORY
/* 8 KB PRU Data RAM 0 */
PRU0_DMEM_0 : org = 0x00000000 len = 0x00002000
/* 8 KB PRU Data RAM 1 */
PRU0_DMEM_1 : org = 0x00002000 len = 0x00002000
PRU1_DMEM_1 : org = 0x00002000 len = 0x00002000

PAGE 2:
/* C28 needs to be programmed to point to SHAREDMEM, default is 0 */
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -4,7 +4,7 @@
<when>
<context
deviceFamily="PRU"
deviceId="AM263px"
deviceId="AM263Px"
/>
</when>
</applicability>
Expand All @@ -20,7 +20,7 @@
connection="TIXDS110_Connection.xml"
toolChain="TI"
cgtVersion="2.3.3"
device="AM263px"
device="AM263Px"
deviceCore="ICSSM_PRU_1"
ignoreDefaultDeviceSettings="true"
ignoreDefaultCCSSettings="true"
Expand Down
Original file line number Diff line number Diff line change
@@ -1,8 +1,8 @@
/*
* AM263px_PRU1.cmd
* AM263Px_PRU1.cmd
*
* Example Linker command file for linking assembly programs built with the TI-PRU-CGT
* on AM263px PRU1 cores
* on AM263Px PRU1 cores
*/

/* Specify the System Memory Map */
Expand All @@ -17,7 +17,7 @@ MEMORY
/* 8 KB PRU Data RAM 1 */
PRU1_DMEM_1 : org = 0x00000000 len = 0x00002000
/* 8 KB PRU Data RAM 0 */
PRU1_DMEM_0 : org = 0x00002000 len = 0x00002000
PRU0_DMEM_0 : org = 0x00002000 len = 0x00002000

PAGE 2:
/* C28 needs to be programmed to point to SHAREDMEM, default is 0 */
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -4,7 +4,7 @@
<when>
<context
deviceFamily="PRU"
deviceId="AM263px"
deviceId="AM263Px"
/>
</when>
</applicability>
Expand All @@ -20,7 +20,7 @@
connection="TIXDS110_Connection.xml"
toolChain="TI"
cgtVersion="2.3.3"
device="AM263px"
device="AM263Px"
deviceCore="ICSSM_PRU_0"
ignoreDefaultDeviceSettings="true"
ignoreDefaultCCSSettings="true"
Expand Down
Original file line number Diff line number Diff line change
@@ -1,8 +1,8 @@
/*
* AM263px_PRU0.cmd
* AM263Px_PRU0.cmd
*
* Example Linker command file for linking assembly programs built with the TI-PRU-CGT
* on AM263px PRU0 cores
* on AM263Px PRU0 cores
*/

/* Specify the System Memory Map */
Expand All @@ -17,7 +17,7 @@ MEMORY
/* 8 KB PRU Data RAM 0 */
PRU0_DMEM_0 : org = 0x00000000 len = 0x00002000
/* 8 KB PRU Data RAM 1 */
PRU0_DMEM_1 : org = 0x00002000 len = 0x00002000
PRU1_DMEM_1 : org = 0x00002000 len = 0x00002000

PAGE 2:
/* C28 needs to be programmed to point to SHAREDMEM, default is 0 */
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -4,7 +4,7 @@
<when>
<context
deviceFamily="PRU"
deviceId="AM263px"
deviceId="AM263Px"
/>
</when>
</applicability>
Expand All @@ -20,7 +20,7 @@
connection="TIXDS110_Connection.xml"
toolChain="TI"
cgtVersion="2.3.3"
device="AM263px"
device="AM263Px"
deviceCore="ICSSM_PRU_1"
ignoreDefaultDeviceSettings="true"
ignoreDefaultCCSSettings="true"
Expand Down
Original file line number Diff line number Diff line change
@@ -1,8 +1,8 @@
/*
* AM263px_PRU1.cmd
* AM263Px_PRU1.cmd
*
* Example Linker command file for linking assembly programs built with the TI-PRU-CGT
* on AM263px PRU1 cores
* on AM263Px PRU1 cores
*/

/* Specify the System Memory Map */
Expand All @@ -17,7 +17,7 @@ MEMORY
/* 8 KB PRU Data RAM 1 */
PRU1_DMEM_1 : org = 0x00000000 len = 0x00002000
/* 8 KB PRU Data RAM 0 */
PRU1_DMEM_0 : org = 0x00002000 len = 0x00002000
PRU0_DMEM_0 : org = 0x00002000 len = 0x00002000

PAGE 2:
/* C28 needs to be programmed to point to SHAREDMEM, default is 0 */
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -17,7 +17,7 @@ MEMORY
/* 8 KB PRU Data RAM 0 */
PRU0_DMEM_0 : org = 0x00000000 len = 0x00002000
/* 8 KB PRU Data RAM 1 */
PRU0_DMEM_1 : org = 0x00002000 len = 0x00002000
PRU1_DMEM_1 : org = 0x00002000 len = 0x00002000

PAGE 2:
/* C28 needs to be programmed to point to SHAREDMEM, default is 0 */
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -17,7 +17,7 @@ MEMORY
/* 8 KB PRU Data RAM 1 */
PRU1_DMEM_1 : org = 0x00000000 len = 0x00002000
/* 8 KB PRU Data RAM 0 */
PRU1_DMEM_0 : org = 0x00002000 len = 0x00002000
PRU0_DMEM_0 : org = 0x00002000 len = 0x00002000

PAGE 2:
/* C28 needs to be programmed to point to SHAREDMEM, default is 0 */
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -17,7 +17,7 @@ MEMORY
/* 8 KB PRU Data RAM 0 */
PRU0_DMEM_0 : org = 0x00000000 len = 0x00002000
/* 8 KB PRU Data RAM 1 */
PRU0_DMEM_1 : org = 0x00002000 len = 0x00002000
PRU1_DMEM_1 : org = 0x00002000 len = 0x00002000

PAGE 2:
/* C28 needs to be programmed to point to SHAREDMEM, default is 0 */
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -17,7 +17,7 @@ MEMORY
/* 8 KB PRU Data RAM 1 */
PRU1_DMEM_1 : org = 0x00000000 len = 0x00002000
/* 8 KB PRU Data RAM 0 */
PRU1_DMEM_0 : org = 0x00002000 len = 0x00002000
PRU0_DMEM_0 : org = 0x00002000 len = 0x00002000

PAGE 2:
/* C28 needs to be programmed to point to SHAREDMEM, default is 0 */
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -19,14 +19,14 @@ MEMORY
PRU0_DMEM_0 : org = 0x00000000 len = 0x00001000
/* 8 KB PRU Data RAM 1; reserved completely for Slice1 cores - PRU1,
* RTU1 and Tx_PRU1; do not use for any Slice0 cores */
PRU0_DMEM_1 : org = 0x00002000 len = 0x00001000
PRU1_DMEM_1 : org = 0x00002000 len = 0x00001000
/* NOTE: Custom split of the second 4 KB of ICSS Data RAMs 0 and 1
* split equally between the corresponding RTU and Tx_PRU cores in
* each slice */
RTU0_DMEM_0 : org = 0x00001000 len = 0x00000800
TX_PRU0_DMEM_0 : org = 0x00001800 len = 0x00000800
RTU0_DMEM_1 : org = 0x00003000 len = 0x00000800
TX_PRU0_DMEM_1 : org = 0x00003800 len = 0x00000800
RTU1_DMEM_1 : org = 0x00003000 len = 0x00000800
TX_PRU1_DMEM_1 : org = 0x00003800 len = 0x00000800

PAGE 2:
/* C28 needs to be programmed to point to SHAREDMEM, default is 0 */
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -19,14 +19,14 @@ MEMORY
PRU1_DMEM_1 : org = 0x00000000 len = 0x00001000
/* 8 KB PRU Data RAM 0; reserved completely for Slice0 cores - PRU0,
* RTU0 and Tx_PRU0; do not use for any Slice1 cores */
PRU1_DMEM_0 : org = 0x00002000 len = 0x00001000
PRU0_DMEM_0 : org = 0x00002000 len = 0x00001000
/* NOTE: Custom split of the second 4 KB of ICSS Data RAMs 0 and 1
* split equally between the corresponding RTU and Tx_PRU cores in
* each slice */
RTU1_DMEM_1 : org = 0x00001000 len = 0x00000800
TX_PRU1_DMEM_1 : org = 0x00001800 len = 0x00000800
RTU1_DMEM_0 : org = 0x00003000 len = 0x00000800
TX_PRU1_DMEM_0 : org = 0x00003800 len = 0x00000800
RTU0_DMEM_0 : org = 0x00003000 len = 0x00000800
TX_PRU0_DMEM_0 : org = 0x00003800 len = 0x00000800

PAGE 2:
/* C28 needs to be programmed to point to SHAREDMEM, default is 0 */
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -19,14 +19,14 @@ MEMORY
PRU0_DMEM_0 : org = 0x00000000 len = 0x00001000
/* 8 KB PRU Data RAM 1; reserved completely for Slice1 cores - PRU1,
* RTU1 and Tx_PRU1; do not use for any Slice0 cores */
PRU0_DMEM_1 : org = 0x00002000 len = 0x00001000
PRU1_DMEM_1 : org = 0x00002000 len = 0x00001000
/* NOTE: Custom split of the second 4 KB of ICSS Data RAMs 0 and 1
* split equally between the corresponding RTU and Tx_PRU cores in
* each slice */
RTU0_DMEM_0 : org = 0x00001000 len = 0x00000800
TX_PRU0_DMEM_0 : org = 0x00001800 len = 0x00000800
RTU0_DMEM_1 : org = 0x00003000 len = 0x00000800
TX_PRU0_DMEM_1 : org = 0x00003800 len = 0x00000800
RTU1_DMEM_1 : org = 0x00003000 len = 0x00000800
TX_PRU1_DMEM_1 : org = 0x00003800 len = 0x00000800

PAGE 2:
/* C28 needs to be programmed to point to SHAREDMEM, default is 0 */
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -19,14 +19,14 @@ MEMORY
PRU1_DMEM_1 : org = 0x00000000 len = 0x00001000
/* 8 KB PRU Data RAM 0; reserved completely for Slice0 cores - PRU0,
* RTU0 and Tx_PRU0; do not use for any Slice1 cores */
PRU1_DMEM_0 : org = 0x00002000 len = 0x00001000
PRU0_DMEM_0 : org = 0x00002000 len = 0x00001000
/* NOTE: Custom split of the second 4 KB of ICSS Data RAMs 0 and 1
* split equally between the corresponding RTU and Tx_PRU cores in
* each slice */
RTU1_DMEM_1 : org = 0x00001000 len = 0x00000800
TX_PRU1_DMEM_1 : org = 0x00001800 len = 0x00000800
RTU1_DMEM_0 : org = 0x00003000 len = 0x00000800
TX_PRU1_DMEM_0 : org = 0x00003800 len = 0x00000800
RTU0_DMEM_0 : org = 0x00003000 len = 0x00000800
TX_PRU0_DMEM_0 : org = 0x00003800 len = 0x00000800

PAGE 2:
/* C28 needs to be programmed to point to SHAREDMEM, default is 0 */
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -19,14 +19,14 @@ MEMORY
PRU0_DMEM_0 : org = 0x00000000 len = 0x00001000
/* 8 KB PRU Data RAM 1; reserved completely for Slice1 cores - PRU1,
* RTU1 and Tx_PRU1; do not use for any Slice0 cores */
PRU0_DMEM_1 : org = 0x00002000 len = 0x00001000
PRU1_DMEM_1 : org = 0x00002000 len = 0x00001000
/* NOTE: Custom split of the second 4 KB of ICSS Data RAMs 0 and 1
* split equally between the corresponding RTU and Tx_PRU cores in
* each slice */
RTU0_DMEM_0 : org = 0x00001000 len = 0x00000800
TX_PRU0_DMEM_0 : org = 0x00001800 len = 0x00000800
RTU0_DMEM_1 : org = 0x00003000 len = 0x00000800
TX_PRU0_DMEM_1 : org = 0x00003800 len = 0x00000800
RTU1_DMEM_1 : org = 0x00003000 len = 0x00000800
TX_PRU1_DMEM_1 : org = 0x00003800 len = 0x00000800

PAGE 2:
/* C28 needs to be programmed to point to SHAREDMEM, default is 0 */
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -19,14 +19,14 @@ MEMORY
PRU1_DMEM_1 : org = 0x00000000 len = 0x00001000
/* 8 KB PRU Data RAM 0; reserved completely for Slice0 cores - PRU0,
* RTU0 and Tx_PRU0; do not use for any Slice1 cores */
PRU1_DMEM_0 : org = 0x00002000 len = 0x00001000
PRU0_DMEM_0 : org = 0x00002000 len = 0x00001000
/* NOTE: Custom split of the second 4 KB of ICSS Data RAMs 0 and 1
* split equally between the corresponding RTU and Tx_PRU cores in
* each slice */
RTU1_DMEM_1 : org = 0x00001000 len = 0x00000800
TX_PRU1_DMEM_1 : org = 0x00001800 len = 0x00000800
RTU1_DMEM_0 : org = 0x00003000 len = 0x00000800
TX_PRU1_DMEM_0 : org = 0x00003800 len = 0x00000800
RTU0_DMEM_0 : org = 0x00003000 len = 0x00000800
TX_PRU0_DMEM_0 : org = 0x00003800 len = 0x00000800

PAGE 2:
/* C28 needs to be programmed to point to SHAREDMEM, default is 0 */
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -19,14 +19,14 @@ MEMORY
PRU0_DMEM_0 : org = 0x00000000 len = 0x00001000
/* 8 KB PRU Data RAM 1; reserved completely for Slice1 cores - PRU1,
* RTU1 and Tx_PRU1; do not use for any Slice0 cores */
PRU0_DMEM_1 : org = 0x00002000 len = 0x00001000
PRU1_DMEM_1 : org = 0x00002000 len = 0x00001000
/* NOTE: Custom split of the second 4 KB of ICSS Data RAMs 0 and 1
* split equally between the corresponding RTU and Tx_PRU cores in
* each slice */
RTU0_DMEM_0 : org = 0x00001000 len = 0x00000800
TX_PRU0_DMEM_0 : org = 0x00001800 len = 0x00000800
RTU0_DMEM_1 : org = 0x00003000 len = 0x00000800
TX_PRU0_DMEM_1 : org = 0x00003800 len = 0x00000800
RTU1_DMEM_1 : org = 0x00003000 len = 0x00000800
TX_PRU1_DMEM_1 : org = 0x00003800 len = 0x00000800

PAGE 2:
/* C28 needs to be programmed to point to SHAREDMEM, default is 0 */
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -19,14 +19,14 @@ MEMORY
PRU1_DMEM_1 : org = 0x00000000 len = 0x00001000
/* 8 KB PRU Data RAM 0; reserved completely for Slice0 cores - PRU0,
* RTU0 and Tx_PRU0; do not use for any Slice1 cores */
PRU1_DMEM_0 : org = 0x00002000 len = 0x00001000
PRU0_DMEM_0 : org = 0x00002000 len = 0x00001000
/* NOTE: Custom split of the second 4 KB of ICSS Data RAMs 0 and 1
* split equally between the corresponding RTU and Tx_PRU cores in
* each slice */
RTU1_DMEM_1 : org = 0x00001000 len = 0x00000800
TX_PRU1_DMEM_1 : org = 0x00001800 len = 0x00000800
RTU1_DMEM_0 : org = 0x00003000 len = 0x00000800
TX_PRU1_DMEM_0 : org = 0x00003800 len = 0x00000800
RTU0_DMEM_0 : org = 0x00003000 len = 0x00000800
TX_PRU0_DMEM_0 : org = 0x00003800 len = 0x00000800

PAGE 2:
/* C28 needs to be programmed to point to SHAREDMEM, default is 0 */
Expand Down
Loading