Skip to content

Verilog: assignment to 1-bit LHSs require truncation #1514

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
tautschnig merged 1 commit into from
Dec 24, 2025
+30 −2

Verilog: assignment to 1-bit LHSs require truncation

381f5ca
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Merged

Verilog: assignment to 1-bit LHSs require truncation #1514

Verilog: assignment to 1-bit LHSs require truncation
381f5ca
Select commit
Loading
Failed to load commit list.

Annotations

2 warnings
CentOS 8
succeeded Dec 23, 2025 in 1m 8s