Skip to content

Conversation

@awjlogan
Copy link
Collaborator

  • When CT phase is > sample set phase, interpolate between the correct pair of V measurements.
  • Clear active bit when channel is disabled, only set before

  - When CT phase is > sample set phase, interpolate between the
    correct pair of V measurements.
  - Clear active bit when channel is disabled, only set before
  - When CT phase > sample shift, delay by one sample to
    interpolate between V samples
  - Correct constants in test
  - Modify analog configuration and print
  - Breaking change of NVM layout
  - Revise phasing algorith, similar to libDB
  - Squash aeabi DSUB inclusion from double constant
  - Retain 16 deep buffer of samples
  - Physical channels already mapped to logical after downsample
  - Correct PF=0 @ 90° for all channels
@awjlogan awjlogan merged commit 230d867 into main Jan 12, 2026
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants