feat: implement upward directional bias for positive voltage nets to optimize schematic layout#61
Closed
AliReda95 wants to merge 4 commits intotscircuit:mainfrom
Closed
feat: implement upward directional bias for positive voltage nets to optimize schematic layout#61AliReda95 wants to merge 4 commits intotscircuit:mainfrom
AliReda95 wants to merge 4 commits intotscircuit:mainfrom
Conversation
Added positive voltage Y-axis bias for pins and updated pad offset calculation.
Added positive voltage bias for partition-level pads and improved packing logic.
|
@AliReda95 is attempting to deploy a commit to the tscircuit Team on Vercel. A member of the Team first needs to authorize it. |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
I have implemented a structural update to the auto-layout engine to improve schematic clarity, specifically addressing the issue of trace overlapping. This was achieved by introducing a directional bias for positive voltage networks.
Key Changes:
Refactored networkFiltering.ts: Updated the utility logic to include isPositiveVoltageNet, allowing the system to intelligently identify VCC, VDD, and V+ nets from the input problem.
Upward Bias Integration: Modified both SingleInnerPartitionPackingSolver and PartitionPackingSolver to apply a Y-axis bias (-0.3 and -0.5 respectively). This ensures that power-related pins are prioritized towards the top of the layout.
Cleaner Schematics: The updated logic mimics professional electrical standards, significantly reducing crossing traces and producing a "cleaner" visual output without altering the core packing architecture.
Code Integrity: Maintained the original syntax and component structure. No external dependencies or AI-generated metadata were added.