Skip to content

Enhance partition packing with voltage bias and optimizations

2c5c649
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Closed

feat: implement upward directional bias for positive voltage nets to optimize schematic layout #61

Enhance partition packing with voltage bias and optimizations
2c5c649
Select commit
Loading
Failed to load commit list.

Annotations

2 errors and 1 warning
test
failed Apr 12, 2026 in 13s